Patent FR967640A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5311318A Expired / Lapsed US ⏱️ 0.0 years remaining

Double conversion digital tuning system using separate digital numbers for controlling the local oscillators

Assignee: LG Electronics Inc
•
Filing: 1992-08-17
•
Granted: 1994-05-10
•
Expires: 2012-08-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A double conversion tuning system for a high definition television receiver includes a microprocessor supplying first and second digital numbers to first and second local oscillators. The first local oscillator is controlled by a wide band phase locked loop that includes a programmable divider that receives the first digital number from the microprocessor and a prescaler that couples the first local oscillator signal to the programmable divider. The output of the programmable divider supplies one input of a phase detector, the other input of which is supplied with the divided down output of a crystal reference source. The output of the phase detector controls the first local oscillator frequency. The tuning of the first local oscillator is coarse and the first IF signal frequency may deviate within a predetermined range from a desired value. The second digital number from the microprocessor controls, via a D/A and varactor, the resonant frequency of a tunable dielectric resonator in the second local oscillator to adjust the second local oscillator frequency to compensate for the deviation in first IF signal frequency so that the second IF signal frequency remains constant.

Inventors

  • 👤 Pierre Dobrovolny

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 21:40
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/44; H04N5/4446; H03; H03D; H03D7/00; H03D7/16; H03D7/161; H03J; H03J7/00; H03J7/02; H03J7/04; H04N5/50

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 120 words
A method of double converting a digital RF signal to a fixed second IF signal frequency based upon the RF signal channel number comprising: generating a first digital number; supplying said first digital number to a low noise phase locked loop for controlling the frequency of a first local oscillator signal; supplying a first mixer with said digital RF signal and said first local oscillator signal for generating a first IF signal frequency; and generating a second digital number; using said second digital number to control the frequency of a second local oscillator signal, said second digital number compensating the frequency of said second local oscillator signal for any deviation of said first IF signal frequency from a predetermined value.
Claim 2
Independent Claim 120 words
A method of double converting a digital RF signal to a fixed second IF signal frequency based upon the RF signal channel number comprising: generating a first digital number; supplying said first digital number to a low noise phase locked loop for controlling the frequency of a first local oscillator signal; supplying a first mixer with said digital RF signal and said first local oscillator signal for generating a first IF signal frequency; and generating a second digital number; using said second digital number to control the frequency of a second local oscillator signal, said second digital number compensating the frequency of said second local oscillator signal for any deviation of said first IF signal frequency from a predetermined value.
Claim 3
Independent Claim 148 words
A method of tuning a digital RF channel signal comprising: first converting said RF channel signal to a nominal first IF signal frequency with a first local oscillator signal that is controlled by a phase locked loop exhibiting low phase noise, said first converting comprising supplying an RF channel related digital number from a microprocessor to a programmable divider that is supplied with a first local oscillator signal and using the output of the programmable divider as one input to a phase detector that is supplied with a reference frequency; and second converting said nominal first IF signal frequency to a second fixed IF signal frequency with a second local oscillator signal having a frequency that is compensated for deviations in said nominal first IF signal frequency, said second converting comprising supplying another channel related number from the microprocessor for controlling the frequency of the second local oscillator.
Claim 4
Independent Claim 148 words
A method of tuning a digital RF channel signal comprising: first converting said RF channel signal to a nominal first IF signal frequency with a first local oscillator signal that is controlled by a phase locked loop exhibiting low phase noise, said first converting comprising supplying an RF channel related digital number from a microprocessor to a programmable divider that is supplied with a first local oscillator signal and using the output of the programmable divider as one input to a phase detector that is supplied with a reference frequency; and second converting said nominal first IF signal frequency to a second fixed IF signal frequency with a second local oscillator signal having a frequency that is compensated for deviations in said nominal first IF signal frequency, said second converting comprising supplying another channel related number from the microprocessor for controlling the frequency of the second local oscillator.
Claim 5
Dependent Claim 18 words
The method of claim 2 wherein said second local oscillator includes a tunable resonator for controlling its frequency.
Claim 6
Dependent Claim 123 words
A double conversion tuning system for an RF signal comprising: first and second mixers for generating first and second IF signals, respectively; first and second local oscillators coupled to said first and second mixers, respectively; a low phase noise phase locked loop controlling the frequency of said first local oscillator; microprocessor means supplying a first digital number to said phase locked loop, said first mixer generating said first IF signal within a predetermined frequency deviation of a desired first IF frequency; and said microprocessor means supplying a second digital number to said second local oscillator for adjusting the frequency of said second local oscillator to compensate for the deviation of the frequency of said first IF signal from said desired first IF frequency.
Claim 7
Dependent Claim 123 words
A double conversion tuning system for an RF signal comprising: first and second mixers for generating first and second IF signals, respectively; first and second local oscillators coupled to said first and second mixers, respectively; a low phase noise phase locked loop controlling the frequency of said first local oscillator; microprocessor means supplying a first digital number to said phase locked loop, said first mixer generating said first IF signal within a predetermined frequency deviation of a desired first IF frequency; and said microprocessor means supplying a second digital number to said second local oscillator for adjusting the frequency of said second local oscillator to compensate for the deviation of the frequency of said first IF signal from said desired first IF frequency.
Claim 8
Dependent Claim 74 words
The tuning system of claim 4 wherein said phase locked loop includes a prescaler coupled to receive said first local oscillator frequency, and further including: a programmable divider receiving an input from said prescaler and from said microprocessor means; a crystal controlled reference frequency source; and a phase detector having inputs coupled to the output of said programmable divider and to said reference frequency source and an output coupled to said first local oscillator.
Claim 9
Dependent Claim 15 words
The tuning system of claim 5 wherein said second local oscillator signal includes resonator means.
Claim 10
Dependent Claim 28 words
The tuning system of claim 6 wherein said microprocessor means is provided with look-up tables for determining said first and second numbers for each said HDTV RF signal.

References Cited (Backward Citations)

US4374437A Cited
US4575761A Cited
US4551856A Cited
US4727591A Cited
US4817195A Cited
US5132799A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-05-09 1997-11-08 1998-05-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-05-09 2001-11-08 2002-05-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-05-09 2005-11-08 2006-05-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag