← Back to Patent Explorer
US5286997A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for forming an isolated, low resistance epitaxial subcollector for bipolar transistors

Assignee: Texas Instruments Inc
•
Filing: 1992-03-31
•
Granted: 1994-02-15
•
Expires: 2012-03-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Generally, and in one form of the invention a method is disclosed for forming a subcollector for bipolar transistors comprising the steps of epitaxially depositing a subcollector layer 22 on a substrate 20, the subcollector containing a co-deposited dopant; etching the subcollector layer to define an active device region; depositing a collector layer 24 above the subcollector layer; depositing a base layer 25 above the collector layer 24; and depositing an emitter layer 27 above the base layer 25, whereby the subcollector layer does not extend beyond the active device region and is of low resistance.

Inventors

  • 👤 Darrell Hill

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 18:43
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/01; H10D10/021; H10D10/80; H10D10/821; H10D62/00; H10D62/80; H10D62/85

Claims Analysis

Total Claims: 23
Claim 1
Independent Claim 82 words
A method for forming a bipolar transistor comprising the steps of: epitaxially depositing a subcollector layer on a substrate, said subcollector layer containing a co-deposited dopant; forming a mesa, said mesa comprising a portion of said subcollector layer extending above said substrate, said mesa having sidewalls that define the bounds of an active region; depositing a collector layer to cover said mesa and said sidewalls; depositing a base layer atop said collector layer; and depositing an emitter layer atop said base layer.
Claim 2
Independent Claim 82 words
A method for forming a bipolar transistor comprising the steps of: epitaxially depositing a subcollector layer on a substrate, said subcollector layer containing a co-deposited dopant; forming a mesa, said mesa comprising a portion of said subcollector layer extending above said substrate, said mesa having sidewalls that define the bounds of an active region; depositing a collector layer to cover said mesa and said sidewalls; depositing a base layer atop said collector layer; and depositing an emitter layer atop said base layer.
Claim 3
Dependent Claim 10 words
The method of claim 1 wherein said substrate is GaAs.
Claim 4
Dependent Claim 15 words
The method of claim 1 wherein said collector, base, and emitter layers are epitaxially deposited.
Claim 5
Dependent Claim 22 words
The method of claim 1 wherein said subcollector layer is doped at a concentration in excess of 2×10 19 atoms/cm 3 .
Claim 6
Dependent Claim 12 words
The method of claim 1 wherein said subcollector layer is doped p-type.
Claim 7
Dependent Claim 10 words
The method of claim 1 wherein said sidewalls are sloped.
Claim 8
Dependent Claim 34 words
The method of claim 1 further comprising the step of depositing metallization on said base and said emitter layers, wherein said metallization is separated from said sidewalls of said mesa by said collector layer.
Claim 9
Dependent Claim 46 words
The method of claim 1 further comprising the step of depositing metallization on said emitter and base layers wherein said metallization lies above said subcollector layer only within said bounds of said active region, whereby a capacitance between said metallization and said subcollector layer is lessened.
Claim 10
Dependent Claim 14 words
The method of claim 1 wherein said bipolar transistor is a heterojunction bipolar transistor.
Claim 11
Dependent Claim 73 words
A heterojunction bipolar transistor structure comprising: a substrate; a mesa, said mesa comprising a portion of a subcollector layer extending above said substrate, said mesa having sidewalls that define the bounds of an active region; a collector layer, wherein said collector layer covers said mesa and said sidewalls; a base layer, wherein said base layer lies atop said collector layer; and an emitter layer, wherein said emitter layer lies atop said base layer.
Claim 12
Dependent Claim 73 words
A heterojunction bipolar transistor structure comprising: a substrate; a mesa, said mesa comprising a portion of a subcollector layer extending above said substrate, said mesa having sidewalls that define the bounds of an active region; a collector layer, wherein said collector layer covers said mesa and said sidewalls; a base layer, wherein said base layer lies atop said collector layer; and an emitter layer, wherein said emitter layer lies atop said base layer.
Claim 13
Dependent Claim 22 words
The bipolar transistor of claim 10 wherein said emitter layer and said base layer are comprised of materials having different energy bandgaps.
Claim 14
Dependent Claim 31 words
The bipolar transistor of claim 10 further comprising metallization on said base and said emitter layers, wherein said metallization is separated from said sidewalls of said mesa by said collector layer.
Claim 15
Dependent Claim 22 words
The structure of claim 10 wherein said subcollector layer is doped at a concentration in excess of 2×10 19 cm -3 .
Claim 16
Dependent Claim 43 words
The bipolar transistor of claim 10 further comprising metallization on said emitter and base layers wherein said metallization lies above said subcollector layer only within said bounds of said active region, whereby a capacitance between said metallization and said subcollector layer is lessened.
Claim 17
Dependent Claim 19 words
The bipolar transistor of claim 10 wherein said emitter layer is AlGaAs and wherein said base layer is GaAs.
Claim 18
Dependent Claim 11 words
The bipolar transistor of claim 10 wherein said sidewalls are sloped.
Claim 19
Independent Claim 116 words
A method for forming a pnp heterojunction bipolar transistor comprising the steps of: epitaxially depositing a subcollector layer of p-type GaAs on a GaAs substrate; etching portions of said subcollector to form a mesa, said mesa comprising a portion of said subcollector layer and having sidewalls that define the bounds of an active region; epitaxially depositing a collector layer of p-type GaAs to cover said mesa and said sidewalls; epitaxially depositing a base layer of n-type GaAs atop said collector layer; epitaxially depositing an emitter layer of p-type AlGaAs atop said base layer; and depositing metallization on said base emitter layers, wherein said metallization is separated from said sidewalls of said mesa by said collector layer.
Claim 20
Independent Claim 116 words
A method for forming a pnp heterojunction bipolar transistor comprising the steps of: epitaxially depositing a subcollector layer of p-type GaAs on a GaAs substrate; etching portions of said subcollector to form a mesa, said mesa comprising a portion of said subcollector layer and having sidewalls that define the bounds of an active region; epitaxially depositing a collector layer of p-type GaAs to cover said mesa and said sidewalls; epitaxially depositing a base layer of n-type GaAs atop said collector layer; epitaxially depositing an emitter layer of p-type AlGaAs atop said base layer; and depositing metallization on said base emitter layers, wherein said metallization is separated from said sidewalls of said mesa by said collector layer.
Claim 21
Dependent Claim 27 words
The method of claim 17 wherein said subcollector layer is doped in situ with Carbon to a concentration in excess of approximately 2×10 19 cm -3 .
Claim 22
Dependent Claim 46 words
The method of claim 17 further comprising the step of depositing metallization on said emitter and base layers wherein said metallization lies above said subcollector layer only within said bounds of said active region, whereby a capacitance between said metallization and said subcollector layer is lessened.
Claim 23
Dependent Claim 10 words
The method of claim 17 wherein said sidewalls are sloped.

References Cited (Backward Citations)

US4825265A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-02-14 1997-08-16 1998-02-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-02-14 2001-08-16 2002-02-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-02-14 2005-08-16 2006-02-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag