← Back to Patent Explorer
US5285455A Expired / Lapsed US ⏱️ 0.0 years remaining

Serial data encoder

Assignee: LSI Corp
•
Filing: 1993-06-11
•
Granted: 1994-02-08
•
Expires: 2013-06-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Sequential encoding of Reed-Solomon codes using a discrete time delay line, a single adder, and a single multiplier provides efficient encoding of Reed-Solomon codes with or without interleaving. The encoder utilizes a clock whose rate is r times the symbol rate where r is the redundancy of the code. The finite field operations are performed in a sequential manner requiring only one finite field multiplier and one finite field adder. All memory elements are consolidated into a discrete time delay line which can be implemented with a random access memory. The encoder can be easily reconfigured for changes in generator polynomial of the code, the amount of redundancy, and interleaving depth.

Inventors

  • 👤 Po Tong
  • 👤 Peter A. Ruetz

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 12:37
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/13; H03M13/15

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 251 words
A serial Reed-Solomon data encoder for a code having n symbols including k message symbols and r redundant symbols, each symbol having m bits, comprising an adder having two inputs and an output, means for selectively applying m bits of a message symbol to one input of said adder, register means for selectively storing an output from said adder, a multiplier having two inputs and an output, means for applying the contents of said register means as one input to said multiplier, coefficient generator means for providing Reed-Solomon generator polynomial coefficients, means for applying coefficients from said coefficient generator means as another input to said multiplier, discrete time delay storage means for storing r-1 symbols and having an input and an output, means for selectively applying the output of said multiplier to said input of said discrete time delay storage means, means for applying said output of said discrete time delays storage means to the other input to said adder, means for selectively applying the output of said multiplier to said one input of said adder, means for selectively applying said output of said adder to said input to said discrete time delay storage means, and output means for redundant checks connected to the output of said register means, whereby an m bit message symbol is applied once every r clock cycles, and r additions and r multiplications are performed for every r clock cycles thereby serializing multiplications and additions in executing the Reed-Solomon code on each m bit message symbol.
Claim 2
Dependent Claim 251 words
A serial Reed-Solomon data encoder for a code having n symbols including k message symbols and r redundant symbols, each symbol having m bits, comprising an adder having two inputs and an output, means for selectively applying m bits of a message symbol to one input of said adder, register means for selectively storing an output from said adder, a multiplier having two inputs and an output, means for applying the contents of said register means as one input to said multiplier, coefficient generator means for providing Reed-Solomon generator polynomial coefficients, means for applying coefficients from said coefficient generator means as another input to said multiplier, discrete time delay storage means for storing r-1 symbols and having an input and an output, means for selectively applying the output of said multiplier to said input of said discrete time delay storage means, means for applying said output of said discrete time delays storage means to the other input to said adder, means for selectively applying the output of said multiplier to said one input of said adder, means for selectively applying said output of said adder to said input to said discrete time delay storage means, and output means for redundant checks connected to the output of said register means, whereby an m bit message symbol is applied once every r clock cycles, and r additions and r multiplications are performed for every r clock cycles thereby serializing multiplications and additions in executing the Reed-Solomon code on each m bit message symbol.
Claim 3
Dependent Claim 68 words
The data encoder as defined by claim 1 wherein said means for selectively applying a message symbol to one input of said adder comprises a first multiplexer controlled by a symbol enable signal and a second multiplexer controlled by a message select signal, said means for selectively applying the output of said multiplier to said one input of said adder including said first multiplexer and said second multiplexer.
Claim 4
Dependent Claim 20 words
The data encoder as defined by claim 2 wherein said discrete time delay storage means comprises a random access memory.
Claim 5
Dependent Claim 18 words
The data encoder as defined by claim 3 wherein said coefficient generator means comprises a read only memory.
Claim 6
Dependent Claim 18 words
The data encoder as defined by claim 3 wherein said coefficient generator means comprises a random access memory.
Claim 7
Dependent Claim 17 words
The data encoder as defined by claim 3 wherein said coefficient generator means comprises logic optimization software.
Claim 8
Dependent Claim 32 words
The data encoder as defined by claim 3 wherein said message symbol is selected from interleaved Reed-Solomon codes with interleaving depth, d, said discrete time delay storage means being rd-1 symbols long.
Claim 9
Dependent Claim 15 words
The data encoder as defined by claim 7 wherein said message symbol is m-bits wide.

References Cited (Backward Citations)

WO1982002103A1 Cited
JPS60136587A Cited
JPS60140381A Cited
US4680764A Cited
US4777635A Cited
FR2624676A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-02-07 1997-08-09 1998-02-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-02-07 2001-08-09 2002-02-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-02-07 2005-08-09 2006-02-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag