US5285114A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase lock loop charge pump with symmetrical charge and discharge currents
Assignee: Motorola Solutions Inc
•
Filing: 1992-08-17
•
Granted: 1994-02-08
•
Expires: 2012-08-17
Abstract
Abstract A charge pump in a phase lock loop equalizes the charge and discharge currents flowing into the filter capacitor independent of the loop node voltage for providing a linear VCO output frequency. The potential at the output of the charge pump determines whether the charging/discharging current is decreased or increased. An active up control signal to increase VCO output frequency and a low level potential at the output of the charge pump limits the charging current to the loop filter while increasing the discharge current. An active down control signal to decrease the VCO output frequency and a high potential at the output of the charge pump limits the discharging current while increasing the charge current. The voltage change at the output of the charge pump in response to the up control signal is made equal to the voltage change during the down control signal for providing equal charge and discharge currents to the loop filter independent of the loop voltage.
Inventors
- 👤 Ahmad H. Atriss
- 👤 Benjamin C. Peterson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 19:10
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/089; H03L7/0891; H03L7/0895; H03L7/093
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
179 words
A circuit, comprising: a first transistor having a gate, a drain and a source, said gate receiving a first control signal, said drain being coupled to an output of circuit; a second transistor having a gate, a drain and a source, said source being coupled to a first power supply conductor, said drain being coupled to said source of said first transistor; a third transistor having a gate, a drain and a source, said gate being coupled to said output of the circuit, said drain being coupled to said first power supply conductor and to said gate of said second transistor, said source being coupled to a second power supply conductor; a fourth transistor having a gate, a drain and a source, said source being coupled to said drain of said third transistor, said gate being coupled to said first power supply conductor; and a fifth transistor having a gate, a drain and a source, said gate and drain being coupled together to said drain of said fourth transistor, said source being coupled to said first power supply conductor.
Claim 2
Dependent Claim
179 words
A circuit, comprising: a first transistor having a gate, a drain and a source, said gate receiving a first control signal, said drain being coupled to an output of circuit; a second transistor having a gate, a drain and a source, said source being coupled to a first power supply conductor, said drain being coupled to said source of said first transistor; a third transistor having a gate, a drain and a source, said gate being coupled to said output of the circuit, said drain being coupled to said first power supply conductor and to said gate of said second transistor, said source being coupled to a second power supply conductor; a fourth transistor having a gate, a drain and a source, said source being coupled to said drain of said third transistor, said gate being coupled to said first power supply conductor; and a fifth transistor having a gate, a drain and a source, said gate and drain being coupled together to said drain of said fourth transistor, said source being coupled to said first power supply conductor.
Claim 3
Dependent Claim
117 words
The circuit of claim 1 further including: a sixth transistor having a gate, a drain and a source, said gate receiving a second control signal, said drain being coupled to said output of the circuit; a seventh transistor having a gate, a drain and a source, said source being coupled to said second power supply conductor, said drain being coupled to said source of said sixth transistor; and an eighth transistor having a gate, a drain and a source, said gate being coupled to said output of the circuit, said drain being coupled to said first power supply conductor and to said gate of said seventh transistor, said source being coupled to said second power supply conductor.
Claim 4
Dependent Claim
42 words
The circuit of claim 2 further including a ninth transistor having a gate, a drain and a source, said gate and drain being coupled together to said drain of said eighth transistor, said source being coupled to said first power supply conductor.
Claim 5
Independent Claim
93 words
A method of equalizing charge and discharge currents through a charge pump, comprising the steps of: activating a first control signal to source the charge current into an output of the charge pump; activating a second control signal to sink the discharge current from said output of the charge pump; sensing a potential at said output of the charge pump; and limiting current flowing into said output of the charge pump upon activating said first control signal and upon sensing said potential at said output of the charge pump at a low level;
Claim 6
Independent Claim
93 words
A method of equalizing charge and discharge currents through a charge pump, comprising the steps of: activating a first control signal to source the charge current into an output of the charge pump; activating a second control signal to sink the discharge current from said output of the charge pump; sensing a potential at said output of the charge pump; and limiting current flowing into said output of the charge pump upon activating said first control signal and upon sensing said potential at said output of the charge pump at a low level;
Claim 7
Dependent Claim
43 words
The method of claim 4 further including the steps of: limiting the discharge current flowing from said output of the charge pump upon activating said second control signal and sensing said potential at said output of the charge pump at a high level.
Claim 8
Dependent Claim
229 words
An integrated charge pump circuit, comprising: a first transistor having a gate, a drain and a source, said gate receiving a first control signal, said drain being coupled to an output of the charge pump; a second transistor having a gate, a drain and a source, said source being coupled to a first power supply conductor, said drain being coupled to said source of said first transistor; a third transistor having a gate, a drain and a source, said gate being coupled to said output of the charge pump, said drain being coupled to said first power supply conductor and to said gate of said second transistor, said source being coupled to a second power supply conductor; a fourth transistor having a gate, a drain and a source, said gate receiving a second control signal, said drain being coupled to said output of the charge pump; a fifth transistor having a gate, a drain and a source, said source being coupled to said second power supply conductor, said drain being coupled to said source of said fourth transistor; and a sixth transistor having a gate, a drain and a source, said gate being coupled to said output of the charge pump, said drain being coupled to said first power supply conductor and to said gate of said fifth transistor, said source being coupled to said second power supply conductor.
Claim 9
Dependent Claim
229 words
An integrated charge pump circuit, comprising: a first transistor having a gate, a drain and a source, said gate receiving a first control signal, said drain being coupled to an output of the charge pump; a second transistor having a gate, a drain and a source, said source being coupled to a first power supply conductor, said drain being coupled to said source of said first transistor; a third transistor having a gate, a drain and a source, said gate being coupled to said output of the charge pump, said drain being coupled to said first power supply conductor and to said gate of said second transistor, said source being coupled to a second power supply conductor; a fourth transistor having a gate, a drain and a source, said gate receiving a second control signal, said drain being coupled to said output of the charge pump; a fifth transistor having a gate, a drain and a source, said source being coupled to said second power supply conductor, said drain being coupled to said source of said fourth transistor; and a sixth transistor having a gate, a drain and a source, said gate being coupled to said output of the charge pump, said drain being coupled to said first power supply conductor and to said gate of said fifth transistor, said source being coupled to said second power supply conductor.
Claim 10
Dependent Claim
76 words
The charge pump of claim 6 further including: a seventh transistor having a gate, a drain and a source, said source being coupled to said drain of said third transistor, said gate being coupled to said first power supply conductor; and an eighth transistor having a gate, a drain and a source, said gate and drain being coupled together to said drain of said seventh transistor, said source being coupled to said first power supply conductor.
Claim 11
Dependent Claim
43 words
The charge pump of claim 7 further including a ninth transistor having a gate, a drain and a source, said gate and drain being coupled together to said drain of said sixth transistor, said source being coupled to said first power supply conductor.
References Cited (Backward Citations)
US4910713A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-07 | 1997-08-09 | 1998-02-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-07 | 2001-08-09 | 2002-02-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-07 | 2005-08-09 | 2006-02-08 | $7700.00 | Window Closed / Lapsed |