Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
199 words
A raster image memory for use in a raster output scanner comprising: a bit-map memory for storing a bit representation of a whole page to be printed by said raster output scanner including a plurality of memory elements, each memory corresponding to a position on the page; wherein bit-map data is stored in said plurality of memory elements via a raster image processor including means for expanding coded character data into said bit-map data and which is connected via a synchronous raster image bus system to said raster image memory; and logic processing means including a first input/output port, connected to data lines of said synchronous raster image bus for receiving said bit-map data from said raster image processor, and a second input/output port for receiving data output from a specific address of said bit-map memory; said logic processing means logically combining said bit-map data from said raster image processor with the data output from the specific address of said bit-map memory and supplying the combined data to the specific address in said bit-map memory, thereby freeing said raster image processor and said synchronous raster image bus to prepare a subsequent clock cycle required by said raster output scanner.
Claim 2
Dependent Claim
199 words
A raster image memory for use in a raster output scanner comprising: a bit-map memory for storing a bit representation of a whole page to be printed by said raster output scanner including a plurality of memory elements, each memory corresponding to a position on the page; wherein bit-map data is stored in said plurality of memory elements via a raster image processor including means for expanding coded character data into said bit-map data and which is connected via a synchronous raster image bus system to said raster image memory; and logic processing means including a first input/output port, connected to data lines of said synchronous raster image bus for receiving said bit-map data from said raster image processor, and a second input/output port for receiving data output from a specific address of said bit-map memory; said logic processing means logically combining said bit-map data from said raster image processor with the data output from the specific address of said bit-map memory and supplying the combined data to the specific address in said bit-map memory, thereby freeing said raster image processor and said synchronous raster image bus to prepare a subsequent clock cycle required by said raster output scanner.
Claim 3
Dependent Claim
66 words
The rater image memory according to claim 1, wherein a plurality of modification code lines of said raster image bus connect said raster image memory to said logic processing means, such that said logic processing means performs a plurality of logic operations on data received at said first and second input/output ports of said logic processing means in response to signals on said modification code lines.
Claim 4
Dependent Claim
88 words
The raster image memory according to claims 1 or 2, further comprising: a memory control circuit; and wherein said plurality of memory elements are dynamic memory elements arranged in a number of banks, each bank being organized in columns and rows of 16-bit words, said bit-map memory further including means for supplying a row address simultaneously to all banks, means for supplying a location address in a selected row to one of the banks, said memory control circuit performing a refresh operation on all but the selected row.
Claim 5
Dependent Claim
21 words
The raster image memory according to claim 3, wherein said logic processing means perform a modification cycle at the location address.
Claim 6
Dependent Claim
76 words
The raster image memory according to claim 3, further comprising: first and second data registers, said memory control circuit including a bus-state sequencer for supplying an address presented on the raster image bus to said bit-map memory and for supplying data associated with the presented address to said first data register of the raster image memory and for supplying the data associated with a preceding address via said second data register to the raster image bus.
Claim 7
Dependent Claim
171 words
A raster output printer comprising: a raster image memory, including a bit-map memory for storing a bit representation of an entire printed page, including a plurality of memory elements, each memory element corresponding to a position on the page; a raster image processor for addressing and filling the raster image memory at a specific address including means for expanding coded character data into bit-map data; a synchronous raster image bus system for facilitation data transfers between the raster image processor and the raster image memory; and logic processing means, disposed between the raster image bus and the bit-map memory, including a first input/output port connected to the raster image bus for receiving bit-map data from said raster image processor, and a second input/output port, connected to data outputs of the bit-map memory, whereby said logic processing means logically combines the bit-map data received from the raster image processor with data from said specific address of said bit-map memory and stores said combined data at said specific address in said bit-map memory.
Claim 8
Dependent Claim
171 words
A raster output printer comprising: a raster image memory, including a bit-map memory for storing a bit representation of an entire printed page, including a plurality of memory elements, each memory element corresponding to a position on the page; a raster image processor for addressing and filling the raster image memory at a specific address including means for expanding coded character data into bit-map data; a synchronous raster image bus system for facilitation data transfers between the raster image processor and the raster image memory; and logic processing means, disposed between the raster image bus and the bit-map memory, including a first input/output port connected to the raster image bus for receiving bit-map data from said raster image processor, and a second input/output port, connected to data outputs of the bit-map memory, whereby said logic processing means logically combines the bit-map data received from the raster image processor with data from said specific address of said bit-map memory and stores said combined data at said specific address in said bit-map memory.
Claim 9
Dependent Claim
66 words
The raster output printer according to claim 6, wherein a plurality of modification code lines of said raster image bus connect said raster image memory to said logic processing means, such that said logic processing means performs a plurality of logic operations on data received at said first and second input/output ports of said logic processing means in response to signals on said modification code lines.
Claim 10
Dependent Claim
89 words
The raster output printer according to claim 6 or 7, further comprising a memory control circuit and wherein said plurality of memory elements are dynamic memory elements, arranged in a number of banks, each bank being organized in columns and rows of 16-bit words, said bit-map memory further including means for supplying a row address simultaneously to all the banks, means for supplying a location address in a selected row to one of these banks, said memory control circuit performing a refresh operation on all but the selected row.
Claim 11
Dependent Claim
21 words
The raster output printer according to claim 8, wherein said logic processing means performs a modify cycle at the location address.
Claim 12
Dependent Claim
75 words
The raster output printer according to claim 8, further comprising first and second data registers and said memory control circuit including a bus-state sequencer for supplying an address presented on the raster image bus to said bit-map memory, for supplying data associated with the presented address to said first data register of the raster image memory and for supplying data associated with a preceding address via said second data register to the raster image bus.