US5276844A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Protection system for critical memory information
Assignee: Ascom Autelca AG
•
Filing: 1991-08-05
•
Granted: 1994-01-04
•
Expires: 2011-08-05
Abstract
Abstract A computer system, typically a postage member system, has a processor, a memory, an address decoder, and a window circuit. The window circuit selectively couples the write strobe output of the processor with the write strobe input of the memory in response to the processor's setting and clearing of a latched signal. A counter resets the processor if the latched signal is set and not cleared within a predetermined time period.
Inventors
- 👤 Toni Aebi
- 👤 Philippe Wicht
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 01:14
CPC Classifications
G; G07; G07B; G07B17/00; G07B17/00185; G07B17/00362; G07B2017/00395; G07B2017/00403
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
200 words
A computer system for protecting memory comprising a processor having a write strobe output and address outputs and executing a stored program, a first memory having a selection input and a write strobe input, an address-decoding means for providing a selection signal to the selection input of the first memory in response to associated address outputs from the processor, and window means, said window means comprising: first latch means responsive to a first setting signal and a first clearing signal from the processor for coupling the write strobe output of the processor with the write strobe input of the first memory when the first latch means is set by the first setting signal, and for decoupling the write strobe output of the processor from the write strobe input of the first memory when the first latch means is cleared by the first clearing signal, and first counter means responsive to the first setting signal and the first clearing signal from the processor for starting a counter upon receipt of the first setting signal, for clearing the counter upon receipt of the first clearing signal, and for interrupting the processor in the event of the counter reaching a first predetermined threshold.
Claim 2
Dependent Claim
200 words
A computer system for protecting memory comprising a processor having a write strobe output and address outputs and executing a stored program, a first memory having a selection input and a write strobe input, an address-decoding means for providing a selection signal to the selection input of the first memory in response to associated address outputs from the processor, and window means, said window means comprising: first latch means responsive to a first setting signal and a first clearing signal from the processor for coupling the write strobe output of the processor with the write strobe input of the first memory when the first latch means is set by the first setting signal, and for decoupling the write strobe output of the processor from the write strobe input of the first memory when the first latch means is cleared by the first clearing signal, and first counter means responsive to the first setting signal and the first clearing signal from the processor for starting a counter upon receipt of the first setting signal, for clearing the counter upon receipt of the first clearing signal, and for interrupting the processor in the event of the counter reaching a first predetermined threshold.
Claim 3
Dependent Claim
31 words
The computer system of claim 1 wherein the computer system further comprises a postage printer, and wherein the first memory contains information indicative of an amount of postage available for printing.
Claim 4
Dependent Claim
38 words
The computer system of claim 1 wherein the first counter means further comprises means responsive to receiving a command from the processor indicative of a first threshold value for setting the first predetermined threshold to the indicated value.
Claim 5
Dependent Claim
57 words
The computer system of claim 1 wherein the first latch means is a first memory-mapped latch, the first setting signal comprises a processor write command of a first predetermined data value to the first memory-mapped latch, and the first clearing signal comprises a processor write command of a second predetermined data value to the first memory-mapped latch.
Claim 6
Dependent Claim
38 words
The computer system of claim 1 wherein the first counter means further comprises a memory-mapped latch, and the command from the processor indicative of a threshold value comprises at least one processor write command to the memory-mapped latch.
Claim 7
Dependent Claim
36 words
The computer system of claim 1 wherein the processor has a reset input that resets the processor upon receipt of a reset signal, wherein the first counter means interrupts the processor by generating the reset signal.
Claim 8
Dependent Claim
42 words
The computer system of claim 1 further comprising second latch means responsive to receipt of the reset signal for storing information indicative of occurrence of the reset signal, the contents of said second latch means available as an input to the processor.
Claim 9
Dependent Claim
185 words
The computer system of claim 1 further comprising a second memory having a selection input and a write strobe input, the address-decoding means further providing a selection signal to the selection input of the second memory in response to associated address outputs from the processor, and the window means further comprising: second latch means responsive to a second setting signal and a second clearing signal from the processor for coupling the write strobe output of the processor with the write strobe input of the second memory when the second latch means is set by the second setting signal, and for decoupling the write strobe output of the processor from the write strobe input of the second memory when the second latch means is cleared by the second clearing signal, and second counter means responsive to the second setting signal and the second clearing signal from the processor for starting a counter upon receipt of the second setting signal, for clearing the counter upon receipt of the second clearing signal, and for interrupting the processor in the event of the counter reaching a second predetermined threshold.
Claim 10
Dependent Claim
37 words
The computer system of claim 8 wherein the second counter means further comprises means responsive to receiving a command from the processor indicative of a threshold value for setting the second predetermined threshold to the indicated value.
Claim 11
Dependent Claim
109 words
The computer system of claim 8 wherein the first latch means is a first memory-mapped latch, the first setting signal comprises a processor write command of a first predetermined data value to the first memory-mapped latch, and the first clearing signal comprises a processor write command of a second predetermined data value to the first memory-mapped latch, and wherein the second latch means is a second memory-mapped latch, the second setting signal comprises a processor write command of a third predetermined data value to the second memory-mapped latch, and the second clearing signal comprises a processor write command of a fourth predetermined data value to the second memory-mapped latch.
Claim 12
Dependent Claim
38 words
The computer system of claim 8 wherein the second counter means further comprises a memory-mapped latch, and the command from the processor indicative of a threshold value comprises at least one processor write command to the memory-mapped latch.
Claim 13
Dependent Claim
19 words
The computer system of claim 8 wherein the second counter means interrupts the processor by generating the reset signal.
Claim 14
Dependent Claim
24 words
The computer system of claim 8 wherein the second predetermined threshold is set to an interval longer than that of the first predetermined threshold.
Claim 15
Dependent Claim
44 words
The computer system of claim 13 wherein the first memory is an EEPROM, the second memory is a battery-backed-up CMOS RAM, the first predetermined threshold is no greater than about 341 milliseconds, and the second predetermined threshold is no greater than about 682 milliseconds.
Claim 16
Independent Claim
216 words
A method for protecting memory for use in a computer system comprising a processor having a write strobe output and address outputs and executing a stored program, a memory having a selection input and a write strobe input, an address-decoding means for providing a selection signal to the selection input of the memory in response to associated address outputs from the processor, and window means, said window means comprising: latch means responsive to a setting signal and a clearing signal from the processor for coupling the write strobe output of the processor with the write strobe input of the memory when the latch means is set by the setting signal, and for decoupling the write strobe output of the processor from the write strobe input of the memory when the latch means is cleared by the clearing signal, and counter means responsive to the setting signal and the clearing signal from the processor for starting a counter upon receipt of the setting signal, for starting a counter upon receipt of the setting signal, for clearing the counter upon receipt of the clearing signal, and for interrupting the processor in the event of the counter reaching a predetermined threshold; the method comprising the steps of: generating the setting signal; starting the counter; and writing to the memory.
Claim 17
Independent Claim
216 words
A method for protecting memory for use in a computer system comprising a processor having a write strobe output and address outputs and executing a stored program, a memory having a selection input and a write strobe input, an address-decoding means for providing a selection signal to the selection input of the memory in response to associated address outputs from the processor, and window means, said window means comprising: latch means responsive to a setting signal and a clearing signal from the processor for coupling the write strobe output of the processor with the write strobe input of the memory when the latch means is set by the setting signal, and for decoupling the write strobe output of the processor from the write strobe input of the memory when the latch means is cleared by the clearing signal, and counter means responsive to the setting signal and the clearing signal from the processor for starting a counter upon receipt of the setting signal, for starting a counter upon receipt of the setting signal, for clearing the counter upon receipt of the clearing signal, and for interrupting the processor in the event of the counter reaching a predetermined threshold; the method comprising the steps of: generating the setting signal; starting the counter; and writing to the memory.
Claim 18
Dependent Claim
19 words
The method of claim 15 further comprising the step of generating the clearing signal, performed after the writing step.
Claim 19
Dependent Claim
62 words
The method of claim 15 wherein the counter means further comprises means responsive to receiving a command from the processor indicative of a threshold value for setting the predetermined threshold to the indicated value, the method further comprising, prior to the step of generating the setting signal, the step of receiving at the counter means a command indicative of the threshold value.
Claim 20
Dependent Claim
39 words
The method of claim 15 wherein the predetermined threshold defines a interval, the method further comprising the step of interrupting the processor if the interval passes after the writing step in the absence of generation of the clearing signal.
Claim 21
Dependent Claim
31 words
The method of claim 17 wherein the processor has a reset input that resets the processor upon receipt of a reset signal, wherein the interrupting step further comprises resetting the processor.
Claim 22
Dependent Claim
65 words
The method of claim 19 wherein the system further comprises second latch means responsive to receipt of the reset signal for storing information indicative of occurrence of the reset signal, the contents of said second latch means available as an input to the processor, the method further comprising the step, following the resetting of the processor, of receiving an input from the second latch means.
References Cited (Backward Citations)
US4376299A
Cited
US4566106A
Cited
US4644494A
Cited
US4618953A
Cited
DE3421540A1
Cited
EP0173249A2
Cited
US4706215A
Cited
US4639918A
Cited
US4644541A
Cited
US4746818A
Cited
US4698829A
Cited
US4710882A
Cited
US4998203A
Cited
US4752950A
Cited
US4805109A
Cited
US4845632A
Cited
US4742469A
Cited
US4802117A
Cited
EP0230658A2
Cited
US4837702A
Cited
US4843572A
Cited
WO1989011134A1
Cited
US5193165A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-01-03 | 1997-07-05 | 1998-01-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-01-03 | 2001-07-05 | 2002-01-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-01-03 | 2005-07-05 | 2006-01-04 | $7700.00 | Window Closed / Lapsed |