US5257282A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed code sequence generator
Assignee: Lockheed Martin Corp
•
Filing: 1984-06-28
•
Granted: 1993-10-26
•
Expires: 2004-06-28
Abstract
Abstract A novel low speed code sequence generator having a set of parallel flip-flops is provided and comprises a vector generator in series between the outputs and the inputs of the set of parallel flip-flops in the generator. The outputs from the low speed code sequence generator may be multiplexed together to provide an individual high speed code sequence. The selective outputs from a plurality of low speed code sequence generators may be algebraically combined and then multiplexed together to provide a composite code sequence.
Inventors
- 👤 Willis B. Adkisson
- 👤 Glen D. Rattlingourd
- 👤 Billie M. Spencer
- 👤 John W. Zscheile, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 20:54
CPC Classifications
H; H04; H04L; H04L9/00; H04L9/06; H04L9/065; H04L9/0656; H04L9/0662; H04L2209/00; H04L2209/12; H04L2209/125
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
179 words
A high speed code sequence generator for generating pseudo random spread spectrum codes comprising: a high speed clock, a divide by n circuit coupled to said high speed clock, a plurality of low speed code sequence generators coupled to said divide by n circuit, each said code generator providing as an output a sequential set of vector states, each said code generator having a different length PN code, each said PN code being relatively prime in length to the code of the other code generators of said plurality of code generators, a vector generator coupled in series between the output and the input of each low speed code sequence generator, a plurality of algebraic combiners each having as an input the same vector state of each of the outputs of the low speed code sequence generators, a multiplexer for multiplexing the outputs of said algebraic combiners into a serial high speed composite code sequence providing a PN code epoch length which is the product of the lengths of the individual PN codes of said low speed code sequence generators.
Claim 2
Dependent Claim
179 words
A high speed code sequence generator for generating pseudo random spread spectrum codes comprising: a high speed clock, a divide by n circuit coupled to said high speed clock, a plurality of low speed code sequence generators coupled to said divide by n circuit, each said code generator providing as an output a sequential set of vector states, each said code generator having a different length PN code, each said PN code being relatively prime in length to the code of the other code generators of said plurality of code generators, a vector generator coupled in series between the output and the input of each low speed code sequence generator, a plurality of algebraic combiners each having as an input the same vector state of each of the outputs of the low speed code sequence generators, a multiplexer for multiplexing the outputs of said algebraic combiners into a serial high speed composite code sequence providing a PN code epoch length which is the product of the lengths of the individual PN codes of said low speed code sequence generators.
Claim 3
Dependent Claim
22 words
A high speed code sequence generator as set forth in claim 1 wherein said multiplexer is coupled to said high speed clock.
Claim 4
Dependent Claim
22 words
A high speed code sequence generator as set forth in claim 1 wherein said plurality of algebraic combiners are n in number.
Claim 5
Dependent Claim
50 words
A high speed code sequence generator as set forth in claim 1 wherein the outputs from each said vector generator are coupled to the inputs of its associated low speed code sequence generator to provide the next sequential set of output vector states from said low speed code sequence generator.
Claim 6
Dependent Claim
27 words
A high speed code sequence generator as set forth in claim 4 wherein each said low speed code sequence generator comprises a plurality of flip-flops in parallel.
Claim 7
Dependent Claim
35 words
A high speed code sequence generator as set forth in claim 4 wherein said output from said vector generator comprise algebrgic combinations of said output vector states of said associated low speed code sequence generator.
Claim 8
Dependent Claim
39 words
A high speed code sequence generator as set forth in claim 4 wherein each said output from said vector generator is an algebraic combination of one or more output vector states from said associated low speed code sequence generator.
Claim 9
Dependent Claim
40 words
A high speed code sequence generator as set forth in claim 4 wherein said outputs from said vector generator are an EXCLUSIVE OR combination of the plurality of said output vector states of said associated low speed code sequence generator.
Claim 10
Dependent Claim
34 words
A high speed code sequence generator as set forth in claim 8 wherein said vector generator is adapted to advance said sequential set of said vector states by a predetermined number of vector states.
Claim 11
Dependent Claim
34 words
A high speed code sequence generator as set forth in claim 8 wherein said vector generator is adapted to advance n vector states where n is an integer equal to or greater than two.
Claim 12
Dependent Claim
28 words
A high speed code sequence generator as set forth in claim 9 wherein said vector generator is adapted to advance said sequential state of vector states by eight.
Claim 13
Dependent Claim
124 words
A high speed code sequence generator for generating spread spectrum codes comprising: a high speed clock; a divide by n circuit coupled to said high speed clock; a low speed code sequence generator coupled to said divide by n circuit; said low speed code sequence generator having a plurality of vector state outputs representative of a sequential set of vector states; a vector generator having its inputs coupled to the outputs from said low speed code sequence generator; said vector generator having its outputs coupled to the input of said low speed code sequence generator, and a high speed multiplexer coupled to said high speed clock and to said low speed code sequence generator for producing an individual high speed code at the output.
Claim 14
Dependent Claim
124 words
A high speed code sequence generator for generating spread spectrum codes comprising: a high speed clock; a divide by n circuit coupled to said high speed clock; a low speed code sequence generator coupled to said divide by n circuit; said low speed code sequence generator having a plurality of vector state outputs representative of a sequential set of vector states; a vector generator having its inputs coupled to the outputs from said low speed code sequence generator; said vector generator having its outputs coupled to the input of said low speed code sequence generator, and a high speed multiplexer coupled to said high speed clock and to said low speed code sequence generator for producing an individual high speed code at the output.
References Cited (Backward Citations)
US3295065A
Cited
US3691472A
Cited
US3665314A
Cited
US4320513A
Cited
SU622091A1
Cited
US4115657A
Cited
US4225935A
Cited
SU744529A1
Cited
US4325129A
Cited
US4493046A
Cited
US4450321A
Cited
SU1108614A1
Cited
DE3339985A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-10-25 | 1997-04-26 | 1997-10-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-10-25 | 2001-04-26 | 2001-10-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-10-25 | 2005-04-26 | 2005-10-26 | $7700.00 | Window Closed / Lapsed |