US5237316A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video display with high speed reconstruction and display of compressed images at increased pixel intensity range and retrofit kit for same
Assignee: Washington University in St. Louis
•
Filing: 1990-02-02
•
Granted: 1993-08-17
•
Expires: 2010-02-02
Abstract
Abstract A display device having 8-bit architecture includes a decoder for decoding 8-bit bytes of data representative of pixel intensities of 12 bits sufficiently fast to enable the display in flicker-free manner of an image having a frame of 1024×1024 pixels. The decoder is hardware based and consists of electronic circuitry without the use of programmed devices incorporating software logic. The decoder may be utilized in new display devices or used to retrofit existing 8-bit architecture display devices. An encoder is also disclosed for encoding 12-bit pixel data into 8-bit data for storage or transmission to the display device.
Inventors
- 👤 Jerome R. Cox, Jr.
- 👤 Stephen M. Moore
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 08:44
CPC Classifications
H; H04; H04N; H04N19/00; H04N19/50; H04N19/593
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
158 words
In a video display having means for displaying an image comprised of a plurality of pixels, and means for refreshing said image, the improvement comprising means for decoding a parallel 8-bit encoded data stream representative of a pixel intensity of 12 binary bits into said 12 binary bits at a rate sufficiently fast to generate sufficient pixel intensity data for said refreshing means to refresh an image having a frame size of approximately 1024×1024 pixels at a rate of approximately 60 frames per second, thereby producing a substantially flicker-free image at up to 4096 available pixel intensity levels encoded as 12 binary bits, wherein said 8 bits of pixel intensity data is comprised of data representative of the difference in intensity between adjacent pixels in the image, said differential data having two portions, a first portion comprised of direct binary data and a second portion comprised of compactly coded binary data, said portions together comprising said 8 bits.
Claim 2
Dependent Claim
158 words
In a video display having means for displaying an image comprised of a plurality of pixels, and means for refreshing said image, the improvement comprising means for decoding a parallel 8-bit encoded data stream representative of a pixel intensity of 12 binary bits into said 12 binary bits at a rate sufficiently fast to generate sufficient pixel intensity data for said refreshing means to refresh an image having a frame size of approximately 1024×1024 pixels at a rate of approximately 60 frames per second, thereby producing a substantially flicker-free image at up to 4096 available pixel intensity levels encoded as 12 binary bits, wherein said 8 bits of pixel intensity data is comprised of data representative of the difference in intensity between adjacent pixels in the image, said differential data having two portions, a first portion comprised of direct binary data and a second portion comprised of compactly coded binary data, said portions together comprising said 8 bits.
Claim 3
Dependent Claim
24 words
The device of claim 1 wherein said decoding means is comprised of a non-programmed electronic circuit, said decoding means thereby being a hardware decoder.
Claim 4
Dependent Claim
32 words
The device of claim 2 wherein said video display has an 8-bit architecture including means for reading a frame buffer storing pixel intensity data in no more than 8 bits per pixel.
Claim 5
Dependent Claim
22 words
The device of claim 1 wherein said decoder can decode said data stream at a nominal rate of at least 100 Mhz.
Claim 6
Dependent Claim
28 words
The device of claim 1 wherein said decoding means further comprises a finite state machine (FSM) having means for decoding the compactly coded portion of said differential data.
Claim 7
Dependent Claim
33 words
The device of claim 5 wherein said decoding means includes reconstruction means including means for summing successive 13-bit differential pixel data into sums, each of said sums being representative of a pixel's intensity.
Claim 8
Dependent Claim
39 words
The device of claim 6 wherein said decoding means further comprises buffer means for synchronizing the output of the FSM with the direct binary data, said synchronized FSM output and direct binary data being input to said reconstruction means.
Claim 9
Dependent Claim
128 words
An encoding device having means for encoding a parallel 12-bit data stream representative of the pixel intensity for a video image into 8 binary bits at a rate sufficiently fast to provide pixel intensity data for the display of a video image having a frame size of approximately 1024×1024 pixels with a refresh rate of approximately 60 frames per second, said encoding means including a hardware encoder comprised of a non-programmed electronic circuit, wherein said 8 bits of pixel intensity data is comprised of data representative of the difference in intensity between adjacent pixels in the image, said differential data having two portions, a first portion comprised of direct binary data and a second portion comprised of compactly coded binary data, said portions together comprising said 8 bits.
Claim 10
Dependent Claim
128 words
An encoding device having means for encoding a parallel 12-bit data stream representative of the pixel intensity for a video image into 8 binary bits at a rate sufficiently fast to provide pixel intensity data for the display of a video image having a frame size of approximately 1024×1024 pixels with a refresh rate of approximately 60 frames per second, said encoding means including a hardware encoder comprised of a non-programmed electronic circuit, wherein said 8 bits of pixel intensity data is comprised of data representative of the difference in intensity between adjacent pixels in the image, said differential data having two portions, a first portion comprised of direct binary data and a second portion comprised of compactly coded binary data, said portions together comprising said 8 bits.
Claim 11
Dependent Claim
20 words
The device of claim 8 wherein said encoder can encode said data stream at a nominal rate of 100 Mhz.
Claim 12
Dependent Claim
22 words
The device of claim 8 wherein the encoding means further comprises means for encoding the compactly coded portion of said differential data.
Claim 13
Dependent Claim
15 words
The device of claim 10 wherein compact coding encoding means comprises a finite state machine.
Claim 14
Dependent Claim
121 words
A retrofit kit for converting an 8-bit architecture video display having means for displaying video images with pixels having 8 binary bit intensity levels into an 8-bit architecture video display having means for displaying video images with pixels having an available 12 binary bit intensity level from encoded 8 binary bit pixel data, said retrofit kit comprising a hardware decoder comprised of a non-programmed electronic circuit, wherein said 8 bits of pixel intensity data is comprised of data representative of the difference in intensity between adjacent pixels in the image, said differential data having two portions, a first portion comprised of direct binary data and a second portion comprised of compactly coded binary data, said portions together comprising said 8 bits.
Claim 15
Dependent Claim
121 words
A retrofit kit for converting an 8-bit architecture video display having means for displaying video images with pixels having 8 binary bit intensity levels into an 8-bit architecture video display having means for displaying video images with pixels having an available 12 binary bit intensity level from encoded 8 binary bit pixel data, said retrofit kit comprising a hardware decoder comprised of a non-programmed electronic circuit, wherein said 8 bits of pixel intensity data is comprised of data representative of the difference in intensity between adjacent pixels in the image, said differential data having two portions, a first portion comprised of direct binary data and a second portion comprised of compactly coded binary data, said portions together comprising said 8 bits.
Claim 16
Dependent Claim
52 words
The device of claim 12 wherein said hardware decoder has means for generating 12 bit pixel intensity data at a rate sufficiently fast to permit said video display to operate at a refresh rate of approximately 60 frames per second with images of approximately 1024×1024 pixels, thereby producing a substantially flicker-free display.
Claim 17
Dependent Claim
155 words
In an 8-bit architecture video display having means for displaying an image comprised of a plurality of pixels having an intensity of 8 binary bits, and means for refreshing said image, the improvement comprising a hardware decoding means for reading 8 binary bits of encoded data representative of 12 binary bits of pixel intensity and converting said encoded data into its corresponding 12 binary bits, said decoding means having means for operating at a speed sufficiently fast to permit said display to display an image having 1024×1024 pixels flicker-free with substantially all of said pixels having an available 12-bit intensity, wherein said 8 bits of pixel intensity data is comprised of data representative of the difference in intensity between adjacent pixels in the image, said differential data having two portions, a first portion comprised of direct binary data and a second portion comprised of compactly coded binary data, said portions together comprising said 8 bits.
Claim 18
Dependent Claim
155 words
In an 8-bit architecture video display having means for displaying an image comprised of a plurality of pixels having an intensity of 8 binary bits, and means for refreshing said image, the improvement comprising a hardware decoding means for reading 8 binary bits of encoded data representative of 12 binary bits of pixel intensity and converting said encoded data into its corresponding 12 binary bits, said decoding means having means for operating at a speed sufficiently fast to permit said display to display an image having 1024×1024 pixels flicker-free with substantially all of said pixels having an available 12-bit intensity, wherein said 8 bits of pixel intensity data is comprised of data representative of the difference in intensity between adjacent pixels in the image, said differential data having two portions, a first portion comprised of direct binary data and a second portion comprised of compactly coded binary data, said portions together comprising said 8 bits.
References Cited (Backward Citations)
US4125873A
Cited
US4125861A
Cited
US4496944A
Cited
US4360840A
Cited
US4399457A
Cited
US4458267A
Cited
US4482918A
Cited
US4628355A
Cited
US4709232A
Cited
US4755889A
Cited
US4646148A
Cited
US4712140A
Cited
US4748511A
Cited
US4647986A
Cited
US4654877A
Cited
US4837617A
Cited
US4797739A
Cited
US4971407A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-08-16 | 1997-02-15 | 1997-08-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-08-16 | 2001-02-15 | 2001-08-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-08-16 | 2005-02-15 | 2005-08-17 | $7700.00 | Window Closed / Lapsed |