US5235685A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interface bus with independent data, command and direct control sections for parallel transfer of information between host and intelligent storage
Assignee: EMC Corp
•
Filing: 1989-05-11
•
Granted: 1993-08-10
•
Expires: 2009-05-11
Abstract
Abstract A data processing system is disclosed in which a plurality of high performance, intelligent, mass storage input-output devices are linked to a host controller by an input-output interface bus which is divided into three sections. Each section is completely independent of the other two sections and used for a different and specific purpose. One section is used to transfer commands and retrieve status information. A second section is used to handle device requests for data transfer and device signals for operation complete. The third section is used to transfer data to and from a device. Since the three sections are completely independent, simultaneous transfer of command control and data to different input-output devices or to a single input-output device can be performed.
Inventors
- 👤 Stephen A. Caldara
- 👤 John R. McDaniel
- 👤 Kenneth S. Goekjian
- 👤 Donald J. Barbarits
- 👤 Salvatore Faletra
- 👤 John E. Shur
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 15:58
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/06; G06F3/0601; G06F3/0668; G06F3/0671; G06F3/0673
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
157 words
A data processing system comprising: a. a host computer, said host computer including a controller; b. an intelligent mass storage input-output device, and c. an input-output interface bus for connecting said controller in said host computer to said intelligent mass-storage input-output device, said input-output interface bus being divided into three parallel sections, each section being used to transmit information, each section transmitting information independently of the information transmitted over the other two sections, said three sections being a data section, a command section and a direct control section, d. said controller including interface means for interfacing said host computer to said input-output interface bus, e. said intelligent mass-storage input-output device including interface means for interfacing said intelligent mass storage input-output device to said input-output interface bus, f. whereby information can be transmitted over one section of said input-output interface bus independent of the information transmitted over the other two sections during operation of the data processing system.
Claim 2
Dependent Claim
157 words
A data processing system comprising: a. a host computer, said host computer including a controller; b. an intelligent mass storage input-output device, and c. an input-output interface bus for connecting said controller in said host computer to said intelligent mass-storage input-output device, said input-output interface bus being divided into three parallel sections, each section being used to transmit information, each section transmitting information independently of the information transmitted over the other two sections, said three sections being a data section, a command section and a direct control section, d. said controller including interface means for interfacing said host computer to said input-output interface bus, e. said intelligent mass-storage input-output device including interface means for interfacing said intelligent mass storage input-output device to said input-output interface bus, f. whereby information can be transmitted over one section of said input-output interface bus independent of the information transmitted over the other two sections during operation of the data processing system.
Claim 3
Dependent Claim
33 words
The data processing system of claim 1 and further including a second intelligent mass storage input-output device connected to said input-output interface bus in parallel with said other intelligent mass storage input-output device.
Claim 4
Dependent Claim
45 words
The data processing system of claim 1 and wherein said controller includes interface means for interfacing said host computer to said input-output interface bus and said intelligent mass-storage input-output device includes interface means for interfacing said intelligent mass-storage input-overput device to said input-output interface bus.
Claim 5
Dependent Claim
29 words
The data processing system of claim 3 and wherein the three sections in said input-output interface bus are a data section, a command section and a direct control section.
Claim 6
Dependent Claim
37 words
The data processing system of claim 4 and wherein said data section in said input-output interface bus comprises an 8 bit wide data bus, a 1 bit data strobe line and a 1 bit data suspend line.
Claim 7
Dependent Claim
55 words
The data processing system of claim 5 and wherein said control section in said input-output interface bus comprises a 3 bit slave select bus, a 3 bit direct control bus, a 1 bit control parity line, a 1 bit slave select strobe line a 1 bit acknowledge line and a 1 bit interupt request line.
Claim 8
Dependent Claim
78 words
The data processing system of claim 6 and wherein said command section in said input-output interface bus comprises a 3 bit slave select bus, a 3 bit direct control bus, a 1 bit control parity line, a 1 bit slave select strobe line a 1 bit acknowledge line and a 1 bit interupt request line a 1 bit command line, a 1 bit command clock line, a 1 bit status line and a 1 bit status clock line.
Claim 9
Dependent Claim
43 words
The data processing system of claim 4 and wherein said interface means in said controller includes a command section interface, a data section interface, a direct control section interface, a microprocessor, a memory, a data buffer and a burst multiplexer channel interface control.
Claim 10
Dependent Claim
19 words
The data processing system of claim 8 and wherein said interface means in said controller further includes a microprocessor.
Claim 11
Dependent Claim
25 words
The data processing system of claim 9 and wherein said interface means further includes a memory, a burst multiplexer channel interface and a data buffer.
Claim 12
Dependent Claim
24 words
The data processing system of claim 9 and wherein said command section interface is coupled to said command section in said input-output interface bus.
Claim 13
Dependent Claim
53 words
The data processing system of claim 11 and wherein said interface means in said intelligent mass-storage input-output device includes a command section interface, a direct control section interface, a data path section interface, a microprocessor, a microprocessor memory, a data path RAM and three buffers, one buffer being coupled to each interface section.
Claim 14
Dependent Claim
25 words
The data processing system of claim 12 and wherein said interface means in said intelligent mass-storage input-output device includes a microprocessor and a microprocessor memory.
References Cited (Backward Citations)
US4106092A
Cited
US4162520A
Cited
US4080649A
Cited
US4354225A
Cited
US4682304A
Cited
US4805090A
Cited
US4747047A
Cited
US4853847A
Cited
US4839793A
Cited
US4860734A
Cited
US4864532A
Cited
US4888691A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-08-09 | 1997-02-08 | 1997-08-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-08-09 | 2001-02-08 | 2001-08-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-08-09 | 2005-02-08 | 2005-08-10 | $7700.00 | Window Closed / Lapsed |