← Back to Patent Explorer
US5233701A Expired / Lapsed US ⏱️ 0.0 years remaining

System for managing interprocessor common memory

Assignee: NEC Corp
•
Filing: 1989-03-29
•
Granted: 1993-08-03
•
Expires: 2009-03-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for managing an interprocessor common memory in a multiprocessor system includes a memory block pool and a management table. The memory block pool is obtained by chaining N memory blocks of segmented memory blocks in the common memory by using two Queue Control Blocks ("QCBs") respectively assigned to the processors in opposite directions. The management table is constituted by a common memory block total count N required to manage the memory block pool, a memory block count b X (modN) (where X is 1 or 2) fetched by each of the processors, and a memory block count c X (modN) (where X is 1 or 2) which can be fetched at once. Each processor has a semaphore function for realizing means for asynchronously fetching e Y memory blocks from a start of a QCB Y when it is determined by using data of the management table that a condition that at least one memory block is always present in the memory block pool is satisfied, and means for asynchronously returning memory blocks to the start of the QCB Y .

Inventors

  • 👤 Akihiko Nakata

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 03:36
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/52; Y; Y10; Y10S; Y10S707/00; Y10S707/99931; Y10S707/99938

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 208 words
A control system for managing a common interprocessor memory which is to be used in a multiprocessor system wherein said common memory is shared by at least two processors, said control system comprising: two queue control blocks ("QCB"s); a memory block pool obtained by chaining N memory blocks of segmented memory blocks to form said common memory by using said two queue control blocks respectively assigned to said processors, said chaining being in opposite directions; and a management table constituted by a common memory block having a total count N for managing said memory block pool, a memory block count b X (modN) (where X is 1 or 2); said block count being fetched by each of said processors, and a memory block count C X (modN) (where X is 1 or 2) which can be fetched at once, wherein each of said processors having a semaphore function for realizing means responding to data in said management table for asynchronously fetching e Y memory blocks from a start of a QCB Y , said data indicating a condition wherein at least one memory block is always present in said memory block pool; and means for asynchronously returning said memory blocks to the start of said QCB Y .
Claim 2
Dependent Claim 208 words
A control system for managing a common interprocessor memory which is to be used in a multiprocessor system wherein said common memory is shared by at least two processors, said control system comprising: two queue control blocks ("QCB"s); a memory block pool obtained by chaining N memory blocks of segmented memory blocks to form said common memory by using said two queue control blocks respectively assigned to said processors, said chaining being in opposite directions; and a management table constituted by a common memory block having a total count N for managing said memory block pool, a memory block count b X (modN) (where X is 1 or 2); said block count being fetched by each of said processors, and a memory block count C X (modN) (where X is 1 or 2) which can be fetched at once, wherein each of said processors having a semaphore function for realizing means responding to data in said management table for asynchronously fetching e Y memory blocks from a start of a QCB Y , said data indicating a condition wherein at least one memory block is always present in said memory block pool; and means for asynchronously returning said memory blocks to the start of said QCB Y .

References Cited (Backward Citations)

US4149239A Cited
US4423480A Cited
US4435762A Cited
US4476524A Cited
US4571674A Cited
US4604694A Cited
US4783730A Cited
US4956771A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-08-02 1997-02-01 1997-08-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-08-02 2001-02-01 2001-08-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-08-02 2005-02-01 2005-08-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag