← Back to Patent Explorer
US5224210A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for graphics pipeline context switching in a multi-tasking windows system

Assignee: HP Inc
•
Filing: 1992-06-18
•
Granted: 1993-06-29
•
Expires: 2012-06-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Graphics window systems which utilize graphics pipelines and graphics pipeline bypass buses. Hardware solutions for window relative rendering of graphics primitives, block moving of graphics primitives, transfer of large data blocks, and elimination of pipeline flushing are disclosed. The hardware implementations provided in accordance with the invention are interfaced along the pipeline bypass bus, thereby eliminating gross overhead processor time for the graphics pipeline and reducing pipeline latency. Methods and apparatus provided in accordance with the invention exhibit significant pipeline efficiency and reductions in time to render graphics primitives to the screen system.

Inventors

  • 👤 David Pinedo
  • 👤 Darel N. Emmot
  • 👤 Ronald D. Larson
  • 👤 Byron A. Alcorn
  • 👤 Desi Rhoden

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 13:28
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/14; G09G5/36; G09G5/39; G09G5/393; G09G2360/00; G09G2360/12; G09G2360/121

Claims Analysis

Total Claims: 19
Claim 1
Independent Claim 161 words
Apparatus for use in a computer system for eliminating the need for pipeline flushing by interrupting data flow between rendering circuitry and a frame buffer, said computer system comprising a graphics subsystem having a frame buffer and a pipeline wherein said frame buffer and said rendering circuitry are connected to said pipeline, said apparatus comprising: a marker register, connected in said pipeline between said rendering circuitry and said frame buffer, for keeping track of the multiple contexts which traverse the pipeline by keeping track of markers passing through said pipeline; and a host, connected to said pipeline, for generating graphics primitives; for generating contexts; for generating markers, said graphics primitives, contexts and markers being provided to said pipeline, wherein a marker is provided between each context; for interrogating said marker register; and for interrupting data flowing through said pipeline to said frame buffer in response to the tracking of multiple contexts by the interrogation of said marker register by said host.
Claim 2
Dependent Claim 161 words
Apparatus for use in a computer system for eliminating the need for pipeline flushing by interrupting data flow between rendering circuitry and a frame buffer, said computer system comprising a graphics subsystem having a frame buffer and a pipeline wherein said frame buffer and said rendering circuitry are connected to said pipeline, said apparatus comprising: a marker register, connected in said pipeline between said rendering circuitry and said frame buffer, for keeping track of the multiple contexts which traverse the pipeline by keeping track of markers passing through said pipeline; and a host, connected to said pipeline, for generating graphics primitives; for generating contexts; for generating markers, said graphics primitives, contexts and markers being provided to said pipeline, wherein a marker is provided between each context; for interrogating said marker register; and for interrupting data flowing through said pipeline to said frame buffer in response to the tracking of multiple contexts by the interrogation of said marker register by said host.
Claim 3
Dependent Claim 51 words
The system recited in claim 1 wherein the computer system further comprises a pipeline bypass connecting said host to said frame buffer and a stopmarker register interfaced with the pipeline bypass for storing a predetermined value, the value being used for determining which of the multiple contexts are in the pipeline.
Claim 4
Dependent Claim 33 words
The system recited in claim 2 wherein the the marker register stores a marker value between each context switch and the host interrupts data flow when the stopmarker value equals the marker value.
Claim 5
Dependent Claim 23 words
The system recited in claim 2 wherein the stopmarker register is initiated through the pipeline bypass between the host and the frame buffer.
Claim 6
Dependent Claim 27 words
The system recited in claim 1 wherein the marker register is automatically updated by a marker sent down the pipeline between the host and the frame buffer.
Claim 7
Independent Claim 121 words
A system for eliminating the need for flushing a graphics pipeline, wherein multiple contexts traverse said pipeline, comprising: a frame buffer; a host processor for providing graphics commands for controlling rendering of data in said frame buffer and for providing markers; a graphics pipeline interfaced with the host processor for processing data from the host processor and communicating the data to said frame buffer; a marker register interfaced with the graphics pipeline for keeping track of said multiple contexts which traverse the pipeline; and pipeline bypass means bypassing the graphics pipeline, for providing direct access of data to the frame buffer and for reducing the amount of data passed from the host processor to the frame buffer through the graphics pipeline.
Claim 8
Independent Claim 121 words
A system for eliminating the need for flushing a graphics pipeline, wherein multiple contexts traverse said pipeline, comprising: a frame buffer; a host processor for providing graphics commands for controlling rendering of data in said frame buffer and for providing markers; a graphics pipeline interfaced with the host processor for processing data from the host processor and communicating the data to said frame buffer; a marker register interfaced with the graphics pipeline for keeping track of said multiple contexts which traverse the pipeline; and pipeline bypass means bypassing the graphics pipeline, for providing direct access of data to the frame buffer and for reducing the amount of data passed from the host processor to the frame buffer through the graphics pipeline.
Claim 9
Dependent Claim 17 words
The system recited in claim 6 wherein the marker register means comprises a plurality of marker registers.
Claim 10
Dependent Claim 41 words
The system recited in claim 6 wherein the system further comprises a stopmarker register means interfaced with the pipeline bypass means for storing a predetermined value, the value being used for determining which of the multiple contexts are in the pipeline.
Claim 11
Dependent Claim 31 words
The system recited in claim 8 which the marker register means is automatically updated by a marker sent down the pipeline means between the host processor means and the frame buffer.
Claim 12
Dependent Claim 27 words
The system recited in claim 8 wherein the stopmarker register means is initiated through the pipeline bypass means between the host processor means and the frame buffer.
Claim 13
Independent Claim 149 words
A method of tracking data commands in a computer graphics system having a pipeline and a frame buffer in order to eliminate pipeline flushing, said method comprising the steps of: generating data commands and providing said data commands to said pipeline; generating markers, wherein each of said markers has a marker value, and providing said markers to said pipeline so that a marker is provided between each of said data commands, wherein said markers traverse said pipeline; establishing a stop marker value; monitoring said pipeline at a predetermined pint in said pipeline by noting said marker values as said markers traverse said pipeline; by determining whether a marker having a value equal to said stop marker value has passed said predetermined point by interrogating said noted marker values; and interrupting data flowing through said pipeline to said frame buffer in response to the interrogation of said noted marker values.
Claim 14
Independent Claim 149 words
A method of tracking data commands in a computer graphics system having a pipeline and a frame buffer in order to eliminate pipeline flushing, said method comprising the steps of: generating data commands and providing said data commands to said pipeline; generating markers, wherein each of said markers has a marker value, and providing said markers to said pipeline so that a marker is provided between each of said data commands, wherein said markers traverse said pipeline; establishing a stop marker value; monitoring said pipeline at a predetermined pint in said pipeline by noting said marker values as said markers traverse said pipeline; by determining whether a marker having a value equal to said stop marker value has passed said predetermined point by interrogating said noted marker values; and interrupting data flowing through said pipeline to said frame buffer in response to the interrogation of said noted marker values.
Claim 15
Dependent Claim 69 words
The method recited in claim 11 and for monitoring data commands further comprising the steps of: positioning a marker register in said pipeline at said predetermined point; recording in said marker register the value of markers passing said marker register; checking the marker register at said predetermined point; and halting data commands into the frame buffer when, the value stored in said marker register equals said stop marker value.
Claim 16
Dependent Claim 31 words
The method recited in claim 12 wherein the step of generating markers comprises the step of: incrementing the marker value by a preselected amount at the time each marker is generated.
Claim 17
Dependent Claim 17 words
The method recited in claim 13 wherein the pipeline system is used in a graphics window system.
Claim 18
Dependent Claim 17 words
The method recited in claim 14 wherein said stop marker value is stored in a stopmarker register.
Claim 19
Dependent Claim 13 words
The method recited in claim 15 wherein the data commands are graphics contexts.

References Cited (Backward Citations)

US4847755A Cited
US4903218A Cited
US4970636A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-06-28 1996-12-28 1997-06-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-06-28 2000-12-28 2001-06-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-06-28 2004-12-28 2005-06-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag