US5218242A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pulldown resistance control input circuit and output circuit
Assignee: Renesas Electronics Corp
•
Filing: 1991-10-16
•
Granted: 1993-06-08
•
Expires: 2011-10-16
Abstract
Abstract In order to obtain an output circuit having pulldown resistance which feeds no through current to a CMOS inverter even if output impedance of a front stage circuit is in an extremely high state, an input end and an output end of an inverter (G1) are connected to an input terminal (P i ) and a first input end of an OR gate (G5) respectively. A pulse generation circuit (SG) and a gate of a pulldown transistor (Q 1 ) are connected to a second input end and an output end of the OR gate (G5) respectively. The pulldown transistor (Q 1 ) has a drain and a source which are connected to the input terminal (P i ) and a power source (V SS ) respectively. An input end of a CMOS inverter (11) is connected to the input terminal (P i ). Even if the front stage output impedance is extremely increased after the potential of the input terminal (P i ) has been at a high logical level, the pulldown transistor (Q 1 ) is quickly driven by pulses generated by the pulse generation circuit (SG), to lower the potential of the input end of the inverter (11).
Inventors
- 👤 Taiji Imazu
- 👤 Masao Takiguchi
- 👤 Satoshi Matsumoto
- 👤 Kazuharu Nishitani
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 18:48
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0008; H03K19/0013; H03K19/01; H03K19/017; H03K19/01707; H03K19/01721
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
204 words
A pulldown resistance control input circuit, comprising: an input terminal; an output terminal; an input buffer circuit provided between high and low potential points, having an input end connected to said input terminal and an output end connected to said output terminal, and having a first transition voltage; a first transistor having a first electrode being connected to said input terminal, a second electrode being connected to said low potential point and a control electrode, said first transistor being driven to an ON state when said control electrode has a relatively high potential while being driven to an OFF state when said control electrode has a relatively low potential; and a first logic inversion circuit having an input end being connected to said input terminal and an output end being connected to said control electrode of said first transistor, for outputting said relatively high potential to said control electrode of said first transistor when said input terminal has a potential lower than a second transition voltage while outputting intermittent pulses reaching said relatively high potential on the basis of said relatively low potential to said control electrode of said first transistor when said input terminal has a potential higher than said second transition voltage.
Claim 2
Dependent Claim
204 words
A pulldown resistance control input circuit, comprising: an input terminal; an output terminal; an input buffer circuit provided between high and low potential points, having an input end connected to said input terminal and an output end connected to said output terminal, and having a first transition voltage; a first transistor having a first electrode being connected to said input terminal, a second electrode being connected to said low potential point and a control electrode, said first transistor being driven to an ON state when said control electrode has a relatively high potential while being driven to an OFF state when said control electrode has a relatively low potential; and a first logic inversion circuit having an input end being connected to said input terminal and an output end being connected to said control electrode of said first transistor, for outputting said relatively high potential to said control electrode of said first transistor when said input terminal has a potential lower than a second transition voltage while outputting intermittent pulses reaching said relatively high potential on the basis of said relatively low potential to said control electrode of said first transistor when said input terminal has a potential higher than said second transition voltage.
Claim 3
Dependent Claim
159 words
A pulldown resistance control input circuit in accordance with claim 1, wherein said input buffer circuit further comprises: a second transistor having a first electrode being connected to said output end of said input buffer circuit, a second electrode being connected to said high potential point and a control electrode being connected to said input end of said input buffer circuit, said second transistor being driven to an ON state when said input end of said input buffer circuit has a potential lower than said first transition voltage, and a third transistor having a first electrode being connected to said output end of said input buffer circuit, a second electrode being connected to said low potential point and a control electrode being connected to said input end of said input buffer circuit, said third transistor being driven to an ON state when said input end of said input buffer circuit has a potential higher than said first transition voltage.
Claim 4
Dependent Claim
23 words
A pulldown resistance control input circuit in accordance with claim 1, wherein said second transition voltage is higher than said first transition voltage.
Claim 5
Dependent Claim
93 words
A pulldown resistance control input circuit in accordance with claim 1, wherein said first logic inversion circuit comprises: a pulse generation circuit outputting said intermittent pulses, an inverter having an input end being connected to said input end of said first logic inversion circuit and an output end, and an OR gate having a first input end being connected to said output end of said inverter, a second input end being connected to said pulse generation circuit and an output end being connected to said output end of said first logic inversion circuit.
Claim 6
Dependent Claim
132 words
A pulldown resistance control input circuit in accordance with claim 1, further comprising: a fourth transistor of the same polarity as said first transistor, having a first electrode being connected to said input terminal, a second electrode being connected to said low potential point and a control electrode; and a second logic inversion circuit having an input end being connected to said input terminal and an output end being connected to said control electrode of said fourth transistor, for outputting said relatively high potential to said control electrode of said fourth transistor when said input terminal has a potential lower than said second transition voltage while outputting said relatively low potential to said control electrode of said fourth transistor when said input terminal has a potential higher than said second transition voltage.
Claim 7
Dependent Claim
27 words
A pulldown resistance control input circuit in accordance with claim 5, wherein said first logic inversion circuit further comprises a pulse generation circuit outputting said intermittent pulses.
Claim 8
Dependent Claim
21 words
A pulldown resistance control input circuit in accordance with claim 6, wherein said first logic inversion circuit further comprises an inverter.
Claim 9
Dependent Claim
29 words
A pulldown resistance control input circuit in accordance with claim 7, wherein said second logic inversion circuit also serves as an inverter provided in said first logic inversion circuit.
Claim 10
Dependent Claim
293 words
A pulldown resistance control output circuit comprising: a tristate control circuit having a drive allowing input terminal, a drive selecting input terminal and first and second drive output ends being controlled by signals from said drive allowing input terminal and said drive selecting input terminal; an output terminal; an output buffer circuit provided between high and low potential points, having a first input end connected to said first drive output end, a second input end connected to said second drive output end and an output end connected to said output terminal, and having a first transition voltage; a first transistor having a first electrode being connected to said output terminal, a second electrode being connected to said low potential point and a control electrode, said first transistor being driven to an ON state when said control electrode has a relatively high potential while being driven to an OFF state when said control electrode has a relatively low potential; and a first logic inversion circuit having an input end being connected to said output terminal and an output end being connected to said control electrode of said first transistor; wherein said first logic inversion circuit has a second transition voltage, said relatively high potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential lower than said second transition voltage, and said relatively low potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential higher than said second transition voltage, and wherein said second transition voltage is higher than a transition voltage of a load logic circuit being connected to said output terminal.
Claim 11
Dependent Claim
293 words
A pulldown resistance control output circuit comprising: a tristate control circuit having a drive allowing input terminal, a drive selecting input terminal and first and second drive output ends being controlled by signals from said drive allowing input terminal and said drive selecting input terminal; an output terminal; an output buffer circuit provided between high and low potential points, having a first input end connected to said first drive output end, a second input end connected to said second drive output end and an output end connected to said output terminal, and having a first transition voltage; a first transistor having a first electrode being connected to said output terminal, a second electrode being connected to said low potential point and a control electrode, said first transistor being driven to an ON state when said control electrode has a relatively high potential while being driven to an OFF state when said control electrode has a relatively low potential; and a first logic inversion circuit having an input end being connected to said output terminal and an output end being connected to said control electrode of said first transistor; wherein said first logic inversion circuit has a second transition voltage, said relatively high potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential lower than said second transition voltage, and said relatively low potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential higher than said second transition voltage, and wherein said second transition voltage is higher than a transition voltage of a load logic circuit being connected to said output terminal.
Claim 12
Dependent Claim
20 words
A pulldown resistance control output circuit in accordance with claim 9, wherein said first logic inversion circuit includes an inverter.
Claim 13
Dependent Claim
281 words
A pulldown resistance control output circuit comprising: a tristate control circuit having a drive allowing input terminal, a drive selecting input terminal and first and second drive output ends being controlled by signals from said drive allowing input terminal and said drive selecting input terminal; an output terminal; an output buffer circuit provided between high and low potential points, having a first input end connected to said first drive output end, a second input end connected to said second drive output end and an output end connected to said output terminal, and having a first transition voltage; a first transistor having a first electrode being connected to said output terminal, a second electrode being connected to said low potential point and a control electrode, said first transistor being driven to an ON state when said control electrode has a relatively high potential while being driven to an OFF state when said control electrode has a relatively low potential; and a first logic inversion circuit having an input end being connected to said output terminal and an output end being connected to said control electrode of said first transistor; wherein said first logic inversion circuit has a second transition voltage, said relatively high potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential lower then said second transition voltage, and intermittent pulses reaching said relatively high potential on the basis of said relatively low potential are outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential higher than said second transition voltage.
Claim 14
Dependent Claim
281 words
A pulldown resistance control output circuit comprising: a tristate control circuit having a drive allowing input terminal, a drive selecting input terminal and first and second drive output ends being controlled by signals from said drive allowing input terminal and said drive selecting input terminal; an output terminal; an output buffer circuit provided between high and low potential points, having a first input end connected to said first drive output end, a second input end connected to said second drive output end and an output end connected to said output terminal, and having a first transition voltage; a first transistor having a first electrode being connected to said output terminal, a second electrode being connected to said low potential point and a control electrode, said first transistor being driven to an ON state when said control electrode has a relatively high potential while being driven to an OFF state when said control electrode has a relatively low potential; and a first logic inversion circuit having an input end being connected to said output terminal and an output end being connected to said control electrode of said first transistor; wherein said first logic inversion circuit has a second transition voltage, said relatively high potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential lower then said second transition voltage, and intermittent pulses reaching said relatively high potential on the basis of said relatively low potential are outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential higher than said second transition voltage.
Claim 15
Dependent Claim
33 words
A pulldown resistance control output circuit in accordance with claim 11, wherein said second transition voltage is higher than a transition voltage of a load logic circuit being connected to said output terminal.
Claim 16
Dependent Claim
92 words
A pulldown resistance control output circuit in accordance with claim 11, wherein said first logic inversion circuit comprises: a pulse generation circuit outputting said intermittent pulses; an inverter having an input end being connected to said input end of said first logic inversion circuit and an output end, an OR gate having a first input end being connected to an output end of said inverter, a second input end being connected to said pulse generation circuit and an output end being connected to said output end of said first logic inversion circuit.
Claim 17
Dependent Claim
132 words
A pulldown resistance control output circuit in accordance with claim 11, further comprising: a fourth transistor of the same polarity as said first transistor having a first electrode being connected to said output terminal, a second electrode being connected to said low potential point and a control electrode, and a second logic inversion circuit having an input end being connected to said output terminal and an output end being connected to said control electrode of said fourth transistor for outputting said relatively high potential to said control electrode of said fourth transistor when said output terminal has a potential lower than said second transition voltage while outputting said relatively low potential to said control electrode of said fourth transistor when said input terminal has a potential higher than said second transition voltage.
Claim 18
Dependent Claim
27 words
A pulldown resistance control output circuit in accordance with claim 14, wherein said first logic inversion circuit further comprises a pulse generation circuit outputting said intermittent pulses.
Claim 19
Dependent Claim
21 words
A pulldown resistance control output circuit in accordance with claim 15, wherein said first logic inversion circuit further comprises an inverter.
Claim 20
Dependent Claim
29 words
A pulldown resistance control output circuit in accordance with claim 16, wherein said second logic inversion circuit also serves as an inverter provided in said first logic inversion circuit.
Claim 21
Dependent Claim
371 words
A pulldown resistance control input circuit, comprising: an input terminal; an output terminal; an input buffer circuit provided between high and low potential points, having an input end connected to said input terminal and an output end connected to said output terminal, and having a first transition voltage; a first transistor having a first electrode being connected to said input terminal, a second electrode being connected to said low potential point and a control electrode, said first transistor being driven to an ON state when said control electrode has a relatively high potential while being driven to an OFF state when said control electrode has a relatively low potential; and a logic inversion circuit having an input end being connected to said input terminal and an output end being connected to said control electrode of said first transistor, and having a second transition voltage higher than the first transition voltage, wherein said relatively high potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential lower than said second transition voltage, and said relatively low potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential higher than said second transition voltage; and wherein said input buffer circuit further comprises: a second transistor having a first electrode being connected to said output end of said input buffer circuit, a second electrode being connected to said high potential point and a control electrode being connected to said input end of said input buffer circuit, said second transistor being driven to an ON state when said input end of said input buffer circuit has a potential lower than said first transition voltage, and a third transistor having a first electrode being connected to said output end of said input buffer circuit, a second electrode being connected to said low potential point and a control electrode being connected to said input end of said input buffer circuit, said third transistor being driven to an ON state when said input end of said input buffer circuit has a potential higher than said first transition voltage.
Claim 22
Dependent Claim
371 words
A pulldown resistance control input circuit, comprising: an input terminal; an output terminal; an input buffer circuit provided between high and low potential points, having an input end connected to said input terminal and an output end connected to said output terminal, and having a first transition voltage; a first transistor having a first electrode being connected to said input terminal, a second electrode being connected to said low potential point and a control electrode, said first transistor being driven to an ON state when said control electrode has a relatively high potential while being driven to an OFF state when said control electrode has a relatively low potential; and a logic inversion circuit having an input end being connected to said input terminal and an output end being connected to said control electrode of said first transistor, and having a second transition voltage higher than the first transition voltage, wherein said relatively high potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential lower than said second transition voltage, and said relatively low potential is outputted at said output end of said first logic inversion circuit when said input end of said first logic inversion circuit has a potential higher than said second transition voltage; and wherein said input buffer circuit further comprises: a second transistor having a first electrode being connected to said output end of said input buffer circuit, a second electrode being connected to said high potential point and a control electrode being connected to said input end of said input buffer circuit, said second transistor being driven to an ON state when said input end of said input buffer circuit has a potential lower than said first transition voltage, and a third transistor having a first electrode being connected to said output end of said input buffer circuit, a second electrode being connected to said low potential point and a control electrode being connected to said input end of said input buffer circuit, said third transistor being driven to an ON state when said input end of said input buffer circuit has a potential higher than said first transition voltage.
Claim 23
Dependent Claim
19 words
A pulldown resistance control input circuit in accordance with claim 18, wherein said logic inversion circuit includes an inverter.
References Cited (Backward Citations)
US4553045A
Cited
US4612466A
Cited
US4785203A
Cited
JPH0221696A
Cited
US4961010A
Cited
US5057711A
Cited
US5036222A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-06-07 | 1996-12-07 | 1997-06-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-06-07 | 2000-12-07 | 2001-06-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-06-07 | 2004-12-07 | 2005-06-08 | $7700.00 | Window Closed / Lapsed |