← Back to Patent Explorer
US5197033A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions

Assignee: Renesas Technology Corp
•
Filing: 1991-12-18
•
Granted: 1993-03-23
•
Expires: 2011-12-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor integrated circuit comprises a semiconductor chip, a power supply terminal provided on the semiconductor chip for receiving a voltage from an external power supply source, an internal circuit provided on the semiconductor chip, a power supply circuit provided on the semiconductor chip for transforming an external power supply voltage received from the power supply terminal for supplying a source voltage resulting from the voltage transformation to the internal circuit, and a control circuit provided on the semiconductor chip for controlling the power supply circuit, wherein the control circuit includes external power supply voltage detecting means and/or temperature detecting means and responds to the signal from the external power supply voltage detecting means and/or the temperature detecting means by changing the power supply voltage to the internal circuit to thereby maintain the operating speed of the internal circuit to be constant.

Inventors

  • 👤 Takao Watanabe
  • 👤 Ryoichi Hori
  • 👤 Goro Kitsukawa
  • 👤 Yoshiki Kawajiri
  • 👤 Takayuki Kawahara
  • 👤 Kiyoo Itoh

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 04:53
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/12; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4094; G11C11/41; G11C11/413; G11C5/00; G11C5/14; G11C5/147; G11C8/00; G11C8/10; H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/693; H03K19/00; H03K19/003; H03K19/00369; H03K19/00376; H03K19/00384; H03K19/01; H03K19/017; H03K19/01707; H03K19/0175; H03K19/017509; H03K19/017518; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09448; H03K5/00; H03K5/01; H03K5/08; H03K2217/00; H03K2217/0036

Claims Analysis

Total Claims: 28
Claim 1
Independent Claim 116 words
A semiconductor circuit device comprising: a load; and an internal power supply circuit, the internal power supply circuit comprising: a reference voltage generator to generate a first reference voltage from an external voltage; means for converting said first reference voltage into a second reference voltage; and a circuit means, provided between said converting means and said load, including: mean for supplying an internal supply voltage to said load; and means for buffering a change of current consumed in said load, wherein said reference voltage generator includes at least two MOS transistors, having different threshold voltages, and a means for generating the first reference voltage based on a difference between the threshold voltages of said MOS transistors.
Claim 2
Dependent Claim 116 words
A semiconductor circuit device comprising: a load; and an internal power supply circuit, the internal power supply circuit comprising: a reference voltage generator to generate a first reference voltage from an external voltage; means for converting said first reference voltage into a second reference voltage; and a circuit means, provided between said converting means and said load, including: mean for supplying an internal supply voltage to said load; and means for buffering a change of current consumed in said load, wherein said reference voltage generator includes at least two MOS transistors, having different threshold voltages, and a means for generating the first reference voltage based on a difference between the threshold voltages of said MOS transistors.
Claim 3
Dependent Claim 13 words
A device according to claim 1, said buffering means including a differential amplifier.
Claim 4
Dependent Claim 35 words
A device according to claim 1 further comprising: an operation switch provided to control the supply means between different power supply modes in accordance with a stand-by state or an operating state of said load.
Claim 5
Dependent Claim 13 words
A device according to claim 1, wherein said load includes a CMOS circuit.
Claim 6
Dependent Claim 13 words
A device according to claim 1, wherein said load includes a Bi-CMOS circuit.
Claim 7
Dependent Claim 14 words
A device according to claim 1, wherein said load further includes a Bi-CMOS circuit.
Claim 8
Dependent Claim 17 words
A device according to claim 1, wherein said buffering means includes a p-MOS circuit for its output.
Claim 9
Dependent Claim 24 words
A device according to claim 1, wherein said first reference voltage is controlled relative to a temperature of the device and said external voltage.
Claim 10
Dependent Claim 35 words
A device according to claim 2, further comprising: an operation switch provided to control the supply means between different power supply modes in accordance with a stand-by state or an operating state of said load.
Claim 11
Dependent Claim 14 words
A device according to claim 4, wherein said buffering means includes a differential amplifier.
Claim 12
Dependent Claim 18 words
A device according to claim 1, wherein said buffering means includes a feedback circuit including a bipolar transistor.
Claim 13
Dependent Claim 50 words
A device according to claim 1, wherein said buffering means includes means, responsive to said reference voltage generator, for producing said second reference voltage with such a characteristic that the second reference voltage varies between a constant value and a subsequently linearly increasing value with respect to the external voltage.
Claim 14
Dependent Claim 17 words
A device according to claim 12, further comprising means for controlling a temperature variation in said characteristic.
Claim 15
Dependent Claim 112 words
A semiconductor circuit device comprising: a load; and an internal power supply circuit; said internal power supply circuit comprising: a reference voltage generator generating a first reference voltage from an external voltage; and means, provided between said reference voltage generator and the load, for converting said first reference voltage into an internal supply voltage, including: means for supplying an internal supply voltage to said load; and means for buffering a change of current consumed in said load, wherein said reference voltage generator includes at least two MOS transistors, having different threshold voltages, and means for generating the first reference voltage based on a difference between the threshold voltages of said MOS transistors.
Claim 16
Dependent Claim 112 words
A semiconductor circuit device comprising: a load; and an internal power supply circuit; said internal power supply circuit comprising: a reference voltage generator generating a first reference voltage from an external voltage; and means, provided between said reference voltage generator and the load, for converting said first reference voltage into an internal supply voltage, including: means for supplying an internal supply voltage to said load; and means for buffering a change of current consumed in said load, wherein said reference voltage generator includes at least two MOS transistors, having different threshold voltages, and means for generating the first reference voltage based on a difference between the threshold voltages of said MOS transistors.
Claim 17
Dependent Claim 14 words
A device according to claim 14, wherein said buffering means includes a differential amplifier.
Claim 18
Dependent Claim 35 words
A device according to claim 14, further comprising: an operation switch provided to control the supply means between different power supply modes in accordance with a stand-by state or an operating state of said load.
Claim 19
Dependent Claim 13 words
A device according to claim 14, wherein said load includes a CMOS circuit.
Claim 20
Dependent Claim 13 words
A device according to claim 14, wherein said load includes a Bi-CMOS circuit.
Claim 21
Dependent Claim 14 words
A device according to claim 17, wherein said load further includes a Bi-CMOS circuit.
Claim 22
Dependent Claim 17 words
A device according to claim 14, wherein said buffering means includes a p-MOS circuit for its output.
Claim 23
Dependent Claim 24 words
A device according to claim 14, wherein said first reference voltage is controlled relative to the temperature of the device and said external voltage.
Claim 24
Dependent Claim 35 words
A device according to claim 15, further comprising: an operation switch provided to control the supply means between different power supply modes in accordance with a stand-by state or an operating state of said load.
Claim 25
Dependent Claim 14 words
A device according to claim 17, wherein said buffering means includes a differential amplifier.
Claim 26
Dependent Claim 18 words
A device according to claim 14, wherein said buffering means includes a feedback circuit including a bipolar transistor.
Claim 27
Dependent Claim 51 words
A device according to claim 14, wherein said means for buffering includes means, responsive to said reference voltage generator, for producing a second reference voltage with such a characteristic that the second reference voltage varies between a constant value and a subsequently linearly increasing value with respect to the external voltage.
Claim 28
Dependent Claim 17 words
A device according to claim 25, further comprising means for controlling a temperature variation in said characteristic.

References Cited (Backward Citations)

US4953127A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-03-22 1996-09-21 1997-03-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-03-22 2000-09-21 2001-03-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-03-22 2004-09-21 2005-03-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag