← Back to Patent Explorer
US5189685A Expired / Lapsed US ⏱️ 0.0 years remaining

Fast counter/divider and its use in a swallower counter

Assignee: STMicroelectronics SA
•
Filing: 1991-09-11
•
Granted: 1993-02-23
•
Expires: 2011-09-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A counter/divider dividing an input frequency (F1) by 2 q+n +1/2, comprises a first divider by 2 q (30) receiving the signal to divide of a frequency F1 and provides 2 q+1 outputs at the frequency F1/2 q out of phase the ones to the others of 360°/2 q+1 ; a multiplexer (32) having a control terminal (34) and sequentially providng at its output (33) each of said 2 q+1 outputs each time a control signal is applied; and a second divider by 2 n (31) receiving the output (33) of the multiplexer and providing the desired output (34) of the counter/divider, this output being applied to the control terminal of the multiplexer.

Inventors

  • 👤 Jean-Luc Jaffard
  • 👤 Loic Lietar
  • 👤 Michel Mouret

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 23:45
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/68; G; G06; G06F; G06F1/00; G06F1/02; G06F1/025

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 142 words
A counter/divider dividing an input frequency (F1) by 2 q+n +1/2, comprising: a first divider by 2 q receiving the signal to divide of frequency F1 and providing 2 q+1 outputs at the frequency F1/2 q out of phase the ones to the others of 360°/2 q+1 ; a multiplexer having a control terminal and sequentially providing at its output each of said 2 q+1 outputs each time a control signal is applied to said terminal; and a second divider by 2 n receiving the output of the multiplexer and providing the desired output of the counter/divider, this output being applied to said terminal; means to inhibit the operation of the multiplexer whereby a same output of the first divider is permanently provided to the input of the second divider and whereby the division rate of the counter/divider is 2 q+n .
Claim 2
Dependent Claim 142 words
A counter/divider dividing an input frequency (F1) by 2 q+n +1/2, comprising: a first divider by 2 q receiving the signal to divide of frequency F1 and providing 2 q+1 outputs at the frequency F1/2 q out of phase the ones to the others of 360°/2 q+1 ; a multiplexer having a control terminal and sequentially providing at its output each of said 2 q+1 outputs each time a control signal is applied to said terminal; and a second divider by 2 n receiving the output of the multiplexer and providing the desired output of the counter/divider, this output being applied to said terminal; means to inhibit the operation of the multiplexer whereby a same output of the first divider is permanently provided to the input of the second divider and whereby the division rate of the counter/divider is 2 q+n .
Claim 3
Dependent Claim 35 words
A counter/divider as claimed in claim 1, wherein the output of the second divider is provided to the output terminal of the counter/divider through a latch sequenced by the signal applied to the second divider.
Claim 4
Dependent Claim 60 words
A counter/divider as claimed in claim 1, wherein the multiplexer comprises a third divider by 2 q+1 all the outputs of which are decoded by a decoder and applied to a latch, the outputs of which sequentially control 2 q+1 switches respectively placed between each of the 2 q+1 outputs of the first divider and the output of the multiplexer.
Claim 5
Dependent Claim 58 words
A use of a counter/divider as claimed in claim 1 in series with a divider by 2 as an input divider of a programmable counter of the swallower counter type comprising, as well as this input divider, first and second counters, the output of the first counter forming an inhibition signal modifying the division factor of said counter/divider.

References Cited (Backward Citations)

DE245094C Cited
US4034302A Cited
US4084082A Cited
US4633194A Cited
JPS5883435A Cited
US4587664A Cited
JPS634717A Cited
JPS63107318A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-02-23 1996-08-24 1997-02-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-02-23 2000-08-24 2001-02-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-02-23 2004-08-24 2005-02-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag