US5186170A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Simultaneous radio frequency and magnetic field microprocessor reset circuit
Assignee: Livanova USA Inc
•
Filing: 1991-12-05
•
Granted: 1993-02-16
•
Expires: 2011-12-05
Abstract
Abstract An implant for stimulating the vagus nerve receives commands over a radio frequency link. The implant disables a voltage convertor used in providing the stimulation signal at periodic intervals to monitor for communications attempts. The implant provides radio frequency marker pulses before providing stimulation signals of certain frequencies. During the providing of stimulation signals the implant monitors the voltage overhead present between the voltage source and the load and adjusts the overhead to a desired level. The implant changes the voltage applied to certain internal components during stimulation periods to allow full power operation during those intervals and reduced power levels at other intervals. The implant is reset by the placing a magnet in a given location in conjunction with the application of a radio frequency transmission for a given period.
Inventors
- 👤 Anthony J. Varrichio
- 👤 William L. Winstrom
- 👤 Henry Stanislaw
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 11:02
CPC Classifications
A; A61; A61N; A61N1/00; A61N1/18; A61N1/32; A61N1/36; A61N1/3605; A61N1/36053; A61N1/3606; A61N1/36064; A61N1/372; A61N1/37211; A61N1/37217; G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/468; A61N1/02; A61N1/025
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
81 words
A microprocessor reset circuit, comprising: a microprocessor having a reset input; means for receiving a radio frequency transmission and producing an output signal; means for sensing the presence of a magnetic field; and means connected to said radio frequency transmission means, to said magnetic field sensing means and to said microprocessor reset input for providing a signal to said microprocessor reset input if said magnetic field is present while a radio frequency transmission is received for at least a predetermined interval.
Claim 2
Dependent Claim
81 words
A microprocessor reset circuit, comprising: a microprocessor having a reset input; means for receiving a radio frequency transmission and producing an output signal; means for sensing the presence of a magnetic field; and means connected to said radio frequency transmission means, to said magnetic field sensing means and to said microprocessor reset input for providing a signal to said microprocessor reset input if said magnetic field is present while a radio frequency transmission is received for at least a predetermined interval.
Claim 3
Dependent Claim
15 words
The circuit of claim 1, wherein said magnetic field sensing means includes a reed switch.
Claim 4
Dependent Claim
87 words
The circuit of claim 2, further comprising: a voltage source providing a ground reference and a high voltage level for developing logic high and logic low voltage levels, said voltage source connected to said microprocessor, said radio frequency transmission receiving means, said magnetic field sensing means and said reset signal means, and wherein said radio frequency transmission receiving means includes a transistor having an output and connected to provide a logic low voltage on said output as said output signal when said radio frequency transmission is present.
Claim 5
Dependent Claim
25 words
The circuit of claim 3, wherein said reset signal means includes a capacitor connected to said reset input and to a logic high voltage level.
Claim 6
Dependent Claim
59 words
The circuit of claim 4, further comprising: a resistor connected between said microprocessor reset input and said transistor output, and wherein said resistor output is connected to provide a logic high voltage on said output when said radio frequency transmission is not present and wherein said microprocessor resets when a logic low level is present at said reset input.
Claim 7
Dependent Claim
141 words
The circuit of claim 5, wherein said reed switch has a first terminal connected to ground to provide a logic low level and a second terminal connected to said first terminal when a magnetic field is present and open when no magnetic field is present. the circuit further comprising a resistor connected to said voltage source high voltage level and said reed switch second terminal to produce a logic high level on said reed switch second terminal when a magnetic field is not present and a logic low level when a magnetic field is present; and a device connected between said reed switch second terminal and said reset input which allows current to flow from said reed switch second terminal to said reset input when the voltage of said reed switch second terminal is an amount greater than said reset input.
References Cited (Backward Citations)
US3182246A
Cited
US3471770A
Cited
US3649906A
Cited
US4066086A
Cited
US4066086B1
Cited
US4124031A
Cited
US4202342A
Cited
US4203447A
Cited
US4302726A
Cited
US4592360A
Cited
US4442397A
Cited
US4702254A
Cited
US4880005A
Cited
US4880005B1
Cited
US4830006A
Cited
US4830006B1
Cited
US4810948A
Cited
US4962350A
Cited
US4947101A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-02-16 | 1996-08-17 | 1997-02-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-02-16 | 2000-08-17 | 2001-02-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-02-16 | 2004-08-17 | 2005-02-16 | $7700.00 | Window Closed / Lapsed |