US5179680A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Instruction storage and cache miss recovery in a high speed multiprocessing parallel processing apparatus
Assignee: Hewlett Packard Development Co LP
•
Filing: 1991-05-30
•
Granted: 1993-01-12
•
Expires: 2011-05-30
Abstract
Abstract A method and apparatus for storing an instruction word in a compacted form on a storage media, the instruction word having a plurality of instruction fields, features associating with each instruction word, a mask word having a length in bits at least equal to the number of instruction fields in the instruction word. Each instruction field is associated with a bit of the mask word and accordingly, using the mask word, only non-zero instruction fields need to be stored in memory. The instruction compaction method is advantageously used in a high speed cache miss engine for refilling portions of instruction cache after a cache miss occurs.
Inventors
- 👤 Robert P. Colwell
- 👤 John O'Donnell
- 👤 David B. Papworth
- 👤 Paul K. Rodman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 05:52
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3885; G06F9/3889; G06F9/3891; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0844; G06F12/0875; G06F9/30003; G06F9/30007; G06F9/30025; G06F9/3017; G06F9/30178; G06F9/32; G06F9/321; G06F9/3802; G06F9/3804; G06F9/3814; G06F9/3824; G06F9/3826; G06F9/3828; G06F9/3836; G06F9/3853
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
184 words
A cache miss engine for a data processing system having an instruction cache, said instruction cache storing, in a distributed fashion, a plurality of instruction fields making up an instruction word, an interleaved memory system comprising a plurality of memory controllers, each controller controlling a plurality of memory banks, and said memory system able to output a plurality of data words each machine cycle, at least one control processing unit, and said instruction words being stored in a variable length compacted format in said memory system and in a fixed length format in the instruction cache, said variable length format including a decoding key and a plurality of fixed length non-zero instruction fields, said cache miss engine comprising means for reading said decoding key, means for reading said instruction fields in a block mode for transmission to said instruction cache, means for decoding said decoding key for generating destination tags for each of said read instruction fields, and means for associating a said destination tag with each read instruction field for denoting a storage destination of said instruction field in the distributed instruction cache.
Claim 2
Dependent Claim
184 words
A cache miss engine for a data processing system having an instruction cache, said instruction cache storing, in a distributed fashion, a plurality of instruction fields making up an instruction word, an interleaved memory system comprising a plurality of memory controllers, each controller controlling a plurality of memory banks, and said memory system able to output a plurality of data words each machine cycle, at least one control processing unit, and said instruction words being stored in a variable length compacted format in said memory system and in a fixed length format in the instruction cache, said variable length format including a decoding key and a plurality of fixed length non-zero instruction fields, said cache miss engine comprising means for reading said decoding key, means for reading said instruction fields in a block mode for transmission to said instruction cache, means for decoding said decoding key for generating destination tags for each of said read instruction fields, and means for associating a said destination tag with each read instruction field for denoting a storage destination of said instruction field in the distributed instruction cache.
Claim 3
Dependent Claim
29 words
The cache miss engine of claim 1 further comprising timing means for providing a said destination tag for simultaneous transmission with said associated instruction field on system bus lines.
Claim 4
Dependent Claim
51 words
The cache miss engine of claim 1 further wherein the data processing system comprises a plurality of data processors, and said cache miss engine associating means further comprises means for identifying, in the destination tag, the data processor and distributed cache memory section to which the associated instruction field is directed.
References Cited (Backward Citations)
US3694813A
Cited
US3805254A
Cited
US4064559A
Cited
US4494151A
Cited
US4400791A
Cited
US4327379A
Cited
US4371951A
Cited
US4437149A
Cited
US4433377A
Cited
US4464650A
Cited
US4545032A
Cited
US4593267A
Cited
US4644545A
Cited
US4933837A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-01-12 | 1996-07-13 | 1997-01-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-01-12 | 2000-07-13 | 2001-01-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-01-12 | 2004-07-13 | 2005-01-12 | $7700.00 | Window Closed / Lapsed |