US5168559A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Emulation system capable of complying with microcomputers having different on-chip memory capacities
Assignee: NEC Electronics Corp
•
Filing: 1989-04-13
•
Granted: 1992-12-01
•
Expires: 2009-04-13
Abstract
Abstract An emulation system which includes an evaluation chip, a program memory and a data memory and is coupled to an external memory comprises an area discriminator for discriminating whether or not a location to be accessed by the evaluation chip is within an on-chip area of a target microcomputer and notifying the evaluation chip of the result of discrimination. On the basis of the result of discrimination, the evaluation chip operates to access the data memory when the space to be accessed by the evaluation chip is within the on-chip area of the target microcomputer and the external memory when the space to be accessed by the evaluation chip is not within the on-chip area of the target microcomputer.
Inventors
- 👤 Toshinori Tamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 22:46
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/44; G06F9/455; G06F9/45533; G06F9/45537
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
228 words
An emulation system comprising: an evaluation chip for executing a program, said evaluation chip including bus control means which firstly outputs high place address information of a memory address to be accessed and then outputs low place information of said memory address to be accessed; a first memory coupled to said evaluation chip through a first bus; a second memory coupled to said evaluation chip through a second bus; and area discrimination means coupled to said second bus to receive said high place address information of said memory address outputted on said second bus, for discriminating whether or not said memory address is directed to said second memory, and for supplying said evaluation chip with a result of discrimination by said discriminating means; said bus control means operating to supply said high place address information onto both said first bus and said second bus, and then, to respond to said result of discrimination to output said low place address information onto said second bus during a first period of time, if said result of discrimination indicates that said memory address is directed to said second memory, and to output said low place address information onto said first bus during a second period of time, different from said first period of time, if said result of discrimination indicates that said memory address is not directed to said second memory.
Claim 2
Dependent Claim
228 words
An emulation system comprising: an evaluation chip for executing a program, said evaluation chip including bus control means which firstly outputs high place address information of a memory address to be accessed and then outputs low place information of said memory address to be accessed; a first memory coupled to said evaluation chip through a first bus; a second memory coupled to said evaluation chip through a second bus; and area discrimination means coupled to said second bus to receive said high place address information of said memory address outputted on said second bus, for discriminating whether or not said memory address is directed to said second memory, and for supplying said evaluation chip with a result of discrimination by said discriminating means; said bus control means operating to supply said high place address information onto both said first bus and said second bus, and then, to respond to said result of discrimination to output said low place address information onto said second bus during a first period of time, if said result of discrimination indicates that said memory address is directed to said second memory, and to output said low place address information onto said first bus during a second period of time, different from said first period of time, if said result of discrimination indicates that said memory address is not directed to said second memory.
Claim 3
Dependent Claim
211 words
An evaluation chip comprising: means for executing a program; a first set of bus terminals coupled to a first memory through a first bus; a second set of bus terminals coupled to a second memory through a second bus; an area designation information input terminal for receiving area designation information indicating whether a memory address to be accessed is directed to said first memory or to said second memory, and memory access means coupled to said first set of bus terminals, said second set of bus terminals and said area designation information input terminal, said memory access means supplying high place address information of a memory address to be accessed, onto both said first set of bus terminals and said second set of bus terminals, and then, outputting low place address information of said memory address to be accessed, onto said first set of bus terminals during a first period of time, if said area designation information indicates that said memory address is directed to said first memory, and outputting said low place address information onto said second set of bus terminals during a second period of time, different from said first period of time, if said area designation information indicates that said memory address is directed to said second memory.
Claim 4
Dependent Claim
211 words
An evaluation chip comprising: means for executing a program; a first set of bus terminals coupled to a first memory through a first bus; a second set of bus terminals coupled to a second memory through a second bus; an area designation information input terminal for receiving area designation information indicating whether a memory address to be accessed is directed to said first memory or to said second memory, and memory access means coupled to said first set of bus terminals, said second set of bus terminals and said area designation information input terminal, said memory access means supplying high place address information of a memory address to be accessed, onto both said first set of bus terminals and said second set of bus terminals, and then, outputting low place address information of said memory address to be accessed, onto said first set of bus terminals during a first period of time, if said area designation information indicates that said memory address is directed to said first memory, and outputting said low place address information onto said second set of bus terminals during a second period of time, different from said first period of time, if said area designation information indicates that said memory address is directed to said second memory.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-12-01 | 1996-06-01 | 1996-12-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-12-01 | 2000-06-01 | 2000-12-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-12-01 | 2004-06-01 | 2004-12-01 | $7700.00 | Window Closed / Lapsed |