← Back to Patent Explorer
US5168244A Expired / Lapsed US ⏱️ 0.0 years remaining

Electric circuit fabricated from magneto-resistive elements and active circuit elements

Assignee: NEC Corp
•
Filing: 1992-06-09
•
Granted: 1992-12-01
•
Expires: 2012-06-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A differential amplifier circuit comprises a current mirror circuit associated with an electric power source, and an amplifier circuit for developing differential voltage produced between a pair of output nodes of the current mirror circuit, and the current mirror circuit is implemented by a first series combination of a first magneto-resistive element, a first bipolar transistor and a second magneto-resistive element and a second series combination of a third magneto-resistive element, a second bipolar transistor and a fourth magneto-resistive element, wherein the first to fourth magneto-resistive elements are arranged in such a manner that variation of magnetic field has the same influence on the first and fourth magneto-resistive elements and on the second and third magneto-resistive elements so that the characteristics of the current mirror circuit is hardly affected by fluctuation of device characteristics of either first or second bipolar transistor.

Inventors

  • 👤 Masami Muranaka

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 19:10
CPC Classifications
G; G01; G01R; G01R33/00; G01R33/02; G01R33/06; G01R33/09

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 215 words
An electric circuit associated with a magnetic member, comprising: a) a current mirror circuit having a first series combination of a first magneto-resistive element, a first transistor with a first control node for changing current driving capability thereof and a second magneto-resistive element, and a second series combination of a third magneto-resistive element, a second transistor with a second control node for changing current driving capability thereof and a fourth magneto-resistive element, said first and second control nodes being coupled with one of a first output node between said first magneto-resistive element and said first transistor and a second output node between said third magneto-resistive element and said second transistor, variation of the magnetic field of said magnetic member substantially having the same influence on said first and fourth magneto-resistive elements and on said second and third magneto-resistive elements, said variation of the magnetic field having different influence between said first and fourth magneto-resistive elements and said second and third magneto-resistive elements; b) an electric power source coupled between both ends of said first series combination and between both ends of said second series combination for supplying current thereto; and c) an amplifier circuit having two input nodes respectively coupled with said first and second output nodes, and operative to develop differential voltage produced therebetween.
Claim 2
Dependent Claim 215 words
An electric circuit associated with a magnetic member, comprising: a) a current mirror circuit having a first series combination of a first magneto-resistive element, a first transistor with a first control node for changing current driving capability thereof and a second magneto-resistive element, and a second series combination of a third magneto-resistive element, a second transistor with a second control node for changing current driving capability thereof and a fourth magneto-resistive element, said first and second control nodes being coupled with one of a first output node between said first magneto-resistive element and said first transistor and a second output node between said third magneto-resistive element and said second transistor, variation of the magnetic field of said magnetic member substantially having the same influence on said first and fourth magneto-resistive elements and on said second and third magneto-resistive elements, said variation of the magnetic field having different influence between said first and fourth magneto-resistive elements and said second and third magneto-resistive elements; b) an electric power source coupled between both ends of said first series combination and between both ends of said second series combination for supplying current thereto; and c) an amplifier circuit having two input nodes respectively coupled with said first and second output nodes, and operative to develop differential voltage produced therebetween.
Claim 3
Dependent Claim 23 words
An electric circuit as set forth in claim 1, in which at least said current mirror circuit is fabricated on a semiconductor substrate.
Claim 4
Dependent Claim 61 words
An electric circuit as set forth in claim 2, in which said first and third magneto-resistive elements are respectively paired with said fourth and second magneto-resistive elements, and are arranged to be close to said fourth and second magneto-resistive elements, respectively, the pair of first and fourth magneto-resistive elements being spaced apart from the pair of second and third magneto-resistive elements.
Claim 5
Dependent Claim 74 words
An electric circuit as set forth in claim 1, in which said current mirror circuit further comprises a third transistor inserted between said one of said first and second output nodes and said first and second control nodes, said third transistor having a third control node coupled with said one of said first and second output nodes for providing a current path between said electric power source and said first and second control nodes.
Claim 6
Dependent Claim 22 words
An electric circuit as set forth in claim 4, in which said first to third transistors are implemented by bipolar transistors, respectively.
Claim 7
Dependent Claim 23 words
An electric circuit as set forth in claim 1, in which said first and second transistors are respectively implemented by field effect transistors.

References Cited (Backward Citations)

US3708700A Cited
JPS5441335A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-12-01 1996-06-01 1996-12-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-12-01 2000-06-01 2000-12-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-12-01 2004-06-01 2004-12-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag