US5161173A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of adjusting the phase of a clock generator with respect to a data signal
Assignee: Infinera Denmark AS
•
Filing: 1989-06-23
•
Granted: 1992-11-03
•
Expires: 2009-06-23
Abstract
Abstract In a method of adjusting the phase of a clock generator with respect to a data signal (50) an auxiliary signal (52) is generated by comparing the data signal (50) and a clock signal (51). The auxiliary signal (52) exhibits a disuniform representation corresponding to various data bit sequences. The data sequences are detected and combined with the auxiliary signal to generate a phase adjustment signal (54) with a uniform representation corresponding to the various data bit sequences and having an average value depending upon the phase difference between clock signal and data signal. Further, a reference signal (55) may be generated, representing the average value of the phase adjustment signal (54) which responds to ideal phase state. This reference signal (55) in combination with the phase adjustment signal (54) may be used for an even more precise adjustment of the phase of the clock generator with respect to the data signal.
Inventors
- 👤 Rasmus Nordby
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 10:04
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
208 words
A method of adjusting the phase of a clock signal with respect to the phase of a data signal presenting data in the form of alternating first and second sequences of data bits, said first data bit sequence having data bits that are low at a rising edge of a clock pulse of said clock signal and high at a falling clock pulse edge, while said second data bit sequence has data bits that are high at a rising clock pulse edge and low at a falling clock pulse edge, the method comprising: generating an auxiliary signal in response to comparing said data signal with said clock signal, said auxiliary signal exhibiting different representations of the phase difference between said data signal and said clock signal dependent upon the particular data bit sequence being compared; generating a sequence signal responsive to and indicating the particular data sequence being presented by said data signal; and comparing said sequence signal and said auxiliary signal to generate an actual phase adjustment signal exhibiting the same representation of the phase difference between said data signal and said clock signal for both data bit sequences and having an average value depending on the phase difference between said clock signal and said data signal.
Claim 2
Independent Claim
208 words
A method of adjusting the phase of a clock signal with respect to the phase of a data signal presenting data in the form of alternating first and second sequences of data bits, said first data bit sequence having data bits that are low at a rising edge of a clock pulse of said clock signal and high at a falling clock pulse edge, while said second data bit sequence has data bits that are high at a rising clock pulse edge and low at a falling clock pulse edge, the method comprising: generating an auxiliary signal in response to comparing said data signal with said clock signal, said auxiliary signal exhibiting different representations of the phase difference between said data signal and said clock signal dependent upon the particular data bit sequence being compared; generating a sequence signal responsive to and indicating the particular data sequence being presented by said data signal; and comparing said sequence signal and said auxiliary signal to generate an actual phase adjustment signal exhibiting the same representation of the phase difference between said data signal and said clock signal for both data bit sequences and having an average value depending on the phase difference between said clock signal and said data signal.
Claim 3
Dependent Claim
91 words
A method according to claim 1 wherein said auxiliary signal comprises a series of data bit pulses, and the step of generating said actual phase adjustment signal comprises generating a series of data bit pulses in response to the auxiliary signal pulses, the logic levels of the pulses in said phase adjustment signal being in phase with the logic levels of the bit pulses in said auxiliary signal when one of said data bit sequences is present and out of phase when the other of said data bit sequences is present.
Claim 4
Dependent Claim
22 words
A method according to claim 1 comprising generating the auxiliary signal by an exclusive-or-operation between the data signal and the clock signal.
Claim 5
Dependent Claim
78 words
A method according to claim 1, comprising generating an ideal reference signal which represents the average value of a phase adjustment signal which would be generated in an ideal phase situation where shifts in the clock signal timewise take place halfway between shifts in the data signal, and combining said reference signal with said actual phase adjustment signal to generate a differential signal indicative of the phase difference actually present between said clock signal and said data signal.
Claim 6
Dependent Claim
81 words
A method according to claim 4, where the frequency of the clock signal is half the frequency of the data signal, and including the steps of generating the reference signal so that the reference signal has one logic level during a predetermined period which is smaller than or equal to the duration of one data bit of the data signal when two successive data bits have the same logic level, and has another logic level for the rest of the time.
Claim 7
Dependent Claim
179 words
A method according to claim 4, where the frequency of the data signal is an even multiple of the frequency of the clock signal, where data bits arriving while the clock signal changes logic level are defined as detection bits, and where the data bits arriving between two successive detection bits are defined as a packet of non-detection bits associated with the immediately preceding detection bit, including generating the reference signal by combining the following signals: a first signal which has a first logic level during a predetermined period which is smaller than or equal to the duration of half a clock period when the two last-incoming detection bits have a different logic level, and which has a second logic level for the rest of the time, and a second signal which, for a predetermined period smaller than or equal to a whole clock period, has a value proportional to a plurality of non-detective bits in the predetermined period, said non-detection bits having a logic level different from the logic level of the detection bit associated with the packet.
Claim 8
Dependent Claim
56 words
A method according to claim 4, where the frequency of the clock signal is half the frequency of the data signal, and where the frequency of the clock signal is controlled by means of the phase adjustment signal in a phase-locked loop by using the reference signal for adjusting the loop gain in the phase-locked loop.
References Cited (Backward Citations)
US3803492A
Cited
US4191976A
Cited
EP0009939A1
Cited
EP0027289A1
Cited
US4527277A
Cited
US4535459A
Cited
EP0168943A1
Cited
US4682121A
Cited
EP0266588A1
Cited
EP0270236A1
Cited
US4972443A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-03 | 1996-05-04 | 1996-11-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-03 | 2000-05-04 | 2000-11-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-03 | 2004-05-04 | 2004-11-03 | $7700.00 | Window Closed / Lapsed |