US5161120A — Data output buffer for a semiconductor memory

Claim 1

Independent Claim 110 words

An output buffer comprising: a latch for receiving complementary internal output signals; a pair of gate circuits for selectively transmitting the complementary internal signals latched by said latch according to output control signals; a pair of output MOSFETs coupled in series between first and second supply voltages and each having a gate coupled to an output of a respective one of said pair of gate circuits for receiving a respective one of an inverted and noninverted output signal of said pair of gate circuits; and means for presetting said latch so that said output buffer is set in a logic HIGH output state at the start of an output operation.

Claim 2

Dependent Claim 110 words

An output buffer comprising: a latch for receiving complementary internal output signals; a pair of gate circuits for selectively transmitting the complementary internal signals latched by said latch according to output control signals; a pair of output MOSFETs coupled in series between first and second supply voltages and each having a gate coupled to an output of a respective one of said pair of gate circuits for receiving a respective one of an inverted and noninverted output signal of said pair of gate circuits; and means for presetting said latch so that said output buffer is set in a logic HIGH output state at the start of an output operation.

Claim 3

Dependent Claim 148 words

An output buffer according to claim 1, including in a semiconductor memory, and characterized in that the complementary internal output signals are complementary output signals of a main amplifier included in said semiconductor memory, wherein said latch comprises first and second CMOS logic gate circuits of a differential type, and wherein said output buffer further comprises a pair of switching means for selectively transferring the complementary output signals of said main amplifier to said latch in accordance with a first timing signal, and a precharge circuit is coupled between noninverting and inverting input nodes of said latch to set the nodes to the logic HIGH state in accordance with a second timing signal, and a third timing signal which becomes a LOW level selectively when the output buffer is inoperative is applied to another input terminal of one of the said first and second CMOS logic gate circuits.

Claim 4

Dependent Claim 64 words

An output buffer according to claim 2, wherein said pair of output MOSFETs are series-connected across their channels thereof thereby effecting a pull-up/pull-down series MOSFET arrangement, and wherein that MOSFET of said pair of output MOSFETs corresponding to the pull-up MOSFET has connected across its gate-source the channel of a further MOSFET, the gate of said further MOSFET being applied with a reference potential.

Claim 5

Dependent Claim 68 words

An output buffer according to claim 3, wherein said latch includes a cross-coupled arrangement of a pair of NAND gates, each one thereof having an input and output for effecting the cross-coupling connections and a second input for receiving one of the complementary internal output signals, and wherein the presetting means includes applying a timing signal at a further input of one of said pair of NAND gates.

Claim 6

Dependent Claim 64 words

An output buffer according to claim 1, wherein said pair of output MOSFETs are series-connected across their channels thereof thereby effecting a pull-up/pull-down series MOSFET arrangement, and wherein that MOSFET of said pair of output MOSFETs corresponding to the pull-up MOSFET has connected across its gate-source the channel of a further MOSFET, the gate of said further MOSFET being applied with a reference potential.

Claim 7

Dependent Claim 176 words

An output buffer, for a semiconductor memory, comprising: a latch circuit for receiving, via a pair of inputs thereof, complementary internal output signals outputted by a main amplifier of said semiconductor memory; a pair of transfer logic gate circuits, having inputs coupled to respective outputs of said latch circuit, for selectively transmitting the complementary internal signals latched by said latch circuit in accordance to an output control signal; a pull-up MOSFET and a pull-down MOSFET in series connection therewith between a supply voltage, corresponding to an operating potential of the memory, and reference ground potential and each having a gate coupled to an output of a respective one of said pair of transfer logic gate circuits for receiving a respective one of an inverted and noninverted output signal of said pair of transfer logic gate circuits and providing an output at a common node connection thereof; and means for presetting said latch circuit in order to set said output buffer in a logic HIGH output state at the start of an output operation of the memory.

Claim 8

Dependent Claim 176 words

An output buffer, for a semiconductor memory, comprising: a latch circuit for receiving, via a pair of inputs thereof, complementary internal output signals outputted by a main amplifier of said semiconductor memory; a pair of transfer logic gate circuits, having inputs coupled to respective outputs of said latch circuit, for selectively transmitting the complementary internal signals latched by said latch circuit in accordance to an output control signal; a pull-up MOSFET and a pull-down MOSFET in series connection therewith between a supply voltage, corresponding to an operating potential of the memory, and reference ground potential and each having a gate coupled to an output of a respective one of said pair of transfer logic gate circuits for receiving a respective one of an inverted and noninverted output signal of said pair of transfer logic gate circuits and providing an output at a common node connection thereof; and means for presetting said latch circuit in order to set said output buffer in a logic HIGH output state at the start of an output operation of the memory.

Claim 9

Dependent Claim 32 words

An output buffer according to claim 6, wherein said pull-up MOSFET has connected across its gate-source a further MOSFET, the gate of said further MOSFET being applied with said reference ground potential.

Claim 10

Dependent Claim 68 words

An output buffer according to claim 7, wherein said latch circuit includes a cross-coupled arrangement of a pair of NAND gates, each one thereof having an input and output for effecting the cross-coupling connections and a second input for receiving one of the complementary internal signals, and wherein the presetting means includes applying a timing signal at a further input of one of said pair of NAND gates.

Claim 11

Dependent Claim 176 words

A semiconductor memory comprising: memory cell arrays; a plurality of external data terminals; a plurality of output buffers coupled to said plurality of external data terminals, respectively; and switch means coupled between said memory cell arrays and said plurality of output buffers, wherein each of said output buffers includes latch means for receiving complementary signals in accordance with data in a predetermined memory cell of a memory cell array, a pair of gate circuits for transmitting said complementary signals latched by said latch means in response to a first control signal, a pair of output MOSFETs coupled in series between first and second supply voltages and each MOSFET having a gate coupled to an output of a respective one of said pair of gate circuits for receiving an output signal of a corresponding one of said gate circuits, and means for presetting said latch means in response to a second control signal so that said output buffers are set in a logic HIGH output state at the start of an output operation of said output buffers.

Claim 12

Dependent Claim 176 words

A semiconductor memory comprising: memory cell arrays; a plurality of external data terminals; a plurality of output buffers coupled to said plurality of external data terminals, respectively; and switch means coupled between said memory cell arrays and said plurality of output buffers, wherein each of said output buffers includes latch means for receiving complementary signals in accordance with data in a predetermined memory cell of a memory cell array, a pair of gate circuits for transmitting said complementary signals latched by said latch means in response to a first control signal, a pair of output MOSFETs coupled in series between first and second supply voltages and each MOSFET having a gate coupled to an output of a respective one of said pair of gate circuits for receiving an output signal of a corresponding one of said gate circuits, and means for presetting said latch means in response to a second control signal so that said output buffers are set in a logic HIGH output state at the start of an output operation of said output buffers.

Claim 13

Dependent Claim 35 words

A semiconductor memory according to claim 9, wherein each of said output buffers comprises precharge means, responding to a third control signal, for setting both input nodes of said latch means to the HIGH state.

Claim 14

Dependent Claim 64 words

A semiconductor memory according to claim 10, wherein said pair of output MOSFETs are series-connected across their channels thereof thereby effecting a pull-up/pull-down series MOSFET arrangement, and wherein that MOSFET of said pair of output MOSFETS corresponding to the pull-up MOSFET has connected across its gate-source the channel of a further MOSFET, the gate of said further MOSFET being applied with a reference voltage.

Claim 15

Dependent Claim 20 words

A semiconductor memory according to claim 11, wherein said further MOSFET has its gate applied with said second supply voltage.

Claim 16

Dependent Claim 29 words

A semiconductor memory according to claim 12, wherein said first supply voltage corresponds to an operating voltage of said semiconductor memory and said second supply voltage is reference ground.

Claim 17

Dependent Claim 22 words

A semiconductor memory according to claim 13, wherein said pair of output MOSFETs and said further MOSFET are n-channel conductivity type MOSFETs.

Claim 18

Dependent Claim 29 words

A semiconductor memory according to claim 11, wherein said first supply voltage corresponds to an operating voltage of said semiconductor memory and said second supply voltage is reference ground.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1995-11-03	1996-05-04	1996-11-03	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1999-11-03	2000-05-04	2000-11-03	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2003-11-03	2004-05-04	2004-11-03	$7700.00	Window Closed / Lapsed

Data output buffer for a semiconductor memory

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag