US5160897A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Push-pull power amplifying circuit
Assignee: Semiconductor Components Industries LLC
•
Filing: 1991-08-29
•
Granted: 1992-11-03
•
Expires: 2011-08-29
Abstract
Abstract The present invention provides a B class push-pull amplifying circuit suitable for use in a headphone type tape recorder and the like. The amplifying circuit utilizes a current mirror circuit system in its output transistors to provide an idling current for compensating for crossover distortion by using the mirror ratio. The current mirror circuit system includes a pair of output current mirror circuits complimentarily coupled with each other. One branch of these output current mirror circuits includes a diode-connected transistor, the emitter current path of which is ON-OFF controlled by a drive transistor in the other branch. Thus, when no signal is input, the respective one of the current mirror output circuits complimentarily coupled with each other functions as a current mirror circuit such that the small idling current determined by the mirror ratio will pass therethrough. On the other hand, the inputting of a signal causes the output of the opposite side drive transistor to make the current mirror circuit inoperative. The output transistor functions as a normal amplifying circuit. An amplification factor h FE provided at this time can reliably assure a sufficiently large amplification degree.
Inventors
- 👤 Masanori Fujisawa
- 👤 Kenichi Kokubo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 18:35
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/26; H03F3/30; H03F3/3083; H03F3/3086; H03F3/3088; H03F1/00; H03F1/32; H03F1/3217
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
157 words
A push-pull power amplifying circuit, comprising: (A) a first drive transistor for amplifying a first input signal; (B) a second drive transistor for amplifying a second input signal; (C) a first current mirror circuit including a first diode-connected transistor for receiving the output current from said first drive transistor, and a first output transistor connected to said first diode-connected transistor; (D) a second current mirror circuit including a second diode-connected transistor for receiving the output current of said second drive transistor, and a second output transistor connected to said second diode-connected transistor; (E) a first control means for ON-OFF controlling the emitter current path of said second diode-connected transistor in response to a current corresponding to the output current of said first drive transistor; and (F) a second control means for ON-OFF controlling the emitter current path of said first diode-connected transistor in response to a current corresponding to the output current of said second drive transistor.
Claim 2
Dependent Claim
157 words
A push-pull power amplifying circuit, comprising: (A) a first drive transistor for amplifying a first input signal; (B) a second drive transistor for amplifying a second input signal; (C) a first current mirror circuit including a first diode-connected transistor for receiving the output current from said first drive transistor, and a first output transistor connected to said first diode-connected transistor; (D) a second current mirror circuit including a second diode-connected transistor for receiving the output current of said second drive transistor, and a second output transistor connected to said second diode-connected transistor; (E) a first control means for ON-OFF controlling the emitter current path of said second diode-connected transistor in response to a current corresponding to the output current of said first drive transistor; and (F) a second control means for ON-OFF controlling the emitter current path of said first diode-connected transistor in response to a current corresponding to the output current of said second drive transistor.
Claim 3
Dependent Claim
49 words
A push-pull power amplifying circuit as defined in claim 1 wherein the mirror ratio in each of the current mirror circuits defined by the diode-connected transistor and the output transistor is set at a relatively small level for providing an idling current required to compensate for any crossover distortion.
Claim 4
Dependent Claim
43 words
A push-pull power amplifying circuit as defined in claim 1 or 2 wherein each of the output transistors has an amplification factor h FE so as to provide a sufficiently large amplification degree when the input signal is applied to that output transistor.
Claim 5
Dependent Claim
59 words
A push-pull power amplifying circuit as defined in claim 1 wherein each of said first and second control means includes a transistor coupled with the associated drive transistor through the respective bases and through the respective emitters, and another transistor ON-OFF controlled by this transistor so as to ON-OFF control the emitter current path of the associated diode-connected transistor.
Claim 6
Dependent Claim
401 words
A push-pull amplifying circuit formed into the form of an IC, comprising: (A) a first drive transistor for amplifying an audio reproducing input signal; (B) a second drive transistor for amplifying an inverted signal opposite to said input signal; (C) a first current mirror circuit including a first diode-connecting transistor for receiving the output current from said first drive transistor, and a first output transistor connected to said first diode-connected transistor in a current mirror manner, said first current mirror circuit having its mirror ratio determined by the emitter areas of said first diode-connected transistor and said first output transistor; (D) a second current mirror circuit including a second diode-connected transistor for receiving the output current of said second drive transistor, and a second output transistor connected to said second diode-connected transistor in a current mirror manner, said second current mirror circuit having its mirror ratio determined by the emitter areas of said second diode-connected transistor and said second output transistor; (E) a first control means controllable by a current corresponding to the output current of said first drive transistor, said first control means switching the emitter current path of said second diode-connected transistor on to complete the second current mirror circuit such that a small idling current determined by said mirror ratio can pass through said second current mirror circuit when no signal is inputted into the circuit, and also switching the emitter current path of said second diode-connected transistor off to make said second current mirror circuit inoperative when any signal is inputted into the circuit, and said first output transistor amplifying the output of said first drive transistor depending on the amplification degree of said first output transistor; and (F) a second control means controllable by a current corresponding to the output current of said second drive transistor, said second control means switching the emitter current path of said first diode-connected transistor on to complete the first current mirror circuit such that a small idling current determined by said mirror ratio can pass through said first current mirror circuit when no signal is inputted into the circuit, and also switching the emitter current path of said first diode-connected transistor off to make said first current mirror circuit inoperative when any signal is inputted into the circuit, said second output transistor amplifying the output of said first drive transistor depending on the amplification degree of said second output transistor.
Claim 7
Dependent Claim
401 words
A push-pull amplifying circuit formed into the form of an IC, comprising: (A) a first drive transistor for amplifying an audio reproducing input signal; (B) a second drive transistor for amplifying an inverted signal opposite to said input signal; (C) a first current mirror circuit including a first diode-connecting transistor for receiving the output current from said first drive transistor, and a first output transistor connected to said first diode-connected transistor in a current mirror manner, said first current mirror circuit having its mirror ratio determined by the emitter areas of said first diode-connected transistor and said first output transistor; (D) a second current mirror circuit including a second diode-connected transistor for receiving the output current of said second drive transistor, and a second output transistor connected to said second diode-connected transistor in a current mirror manner, said second current mirror circuit having its mirror ratio determined by the emitter areas of said second diode-connected transistor and said second output transistor; (E) a first control means controllable by a current corresponding to the output current of said first drive transistor, said first control means switching the emitter current path of said second diode-connected transistor on to complete the second current mirror circuit such that a small idling current determined by said mirror ratio can pass through said second current mirror circuit when no signal is inputted into the circuit, and also switching the emitter current path of said second diode-connected transistor off to make said second current mirror circuit inoperative when any signal is inputted into the circuit, and said first output transistor amplifying the output of said first drive transistor depending on the amplification degree of said first output transistor; and (F) a second control means controllable by a current corresponding to the output current of said second drive transistor, said second control means switching the emitter current path of said first diode-connected transistor on to complete the first current mirror circuit such that a small idling current determined by said mirror ratio can pass through said first current mirror circuit when no signal is inputted into the circuit, and also switching the emitter current path of said first diode-connected transistor off to make said first current mirror circuit inoperative when any signal is inputted into the circuit, said second output transistor amplifying the output of said first drive transistor depending on the amplification degree of said second output transistor.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-03 | 1996-05-04 | 1996-11-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-03 | 2000-05-04 | 2000-11-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-03 | 2004-05-04 | 2004-11-03 | $7700.00 | Window Closed / Lapsed |