US5159296A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Four port monolithic gaas pin diode switch
Assignee: Texas Instruments Inc
•
Filing: 1991-03-28
•
Granted: 1992-10-27
•
Expires: 2011-03-28
Abstract
Abstract This is a monolithic PIN diode switch circuit. The switch comprises: input ports, output ports, bias nodes and PIN diodes. Each port or node is connected to receive a bias signal. Preferably the PIN diodes are fabricated from GaAs or other III-V compounds. This monolithic PIN diode switch offers broader band performance and smaller size. Other methods and devices are disclosed.
Inventors
- 👤 Stephen R. Nelson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 17:54
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/74; H03K17/76; H01; H01P; H01P1/00; H01P1/10; H01P1/15
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
262 words
A monolithic PIN diode switch circuit comprising: a. first and second input ports; b. first and second output ports; c. a first pair of back-to-back monolithic GaAs PIN diodes connected between said first input and said first output ports, said first pair of back-to-back monolithic GaAs PIN diodes having a first bias node between said first pair of back-to-back monolithic GaAs PIN diodes; d. a second pair of back-to-back monolithic GaAs PIN diodes connected between said first input and said second output ports, said second pair of back-to-back monolithic GaAs PIN diodes having a second bias node between said second pair of back-to-back monolithic GaAs PIN diodes; e. a third pair of back-to-back monolithic GaAs PIN diodes connected between said second input and said first output ports, said third pair of back-to-back monolithic GaAs PIN diodes having a third bias node between said third pair of back-to-back monolithic GaAs PIN diodes; and f. a fourth pair of back-to-back monolithic GaAs PIN diodes connected between said second input and said second output ports, said fourth pair of back-to-back monolithic GaAs PIN diodes having a fourth bias node between said fourth pair of back-to-back monolithic GaAs PIN diodes; said first and fourth pairs of monolithic GaAs PIN diodes being connected cathode-to-cathode and said second and third pairs of monolithic GaAs PIN diodes being connected anode-to-anode; said first, second, third and fourth bias nodes being connected to receive a first common bias signal; and said first and second input ports and first and second output ports being connected to receive a second common bias signal.
Claim 2
Dependent Claim
262 words
A monolithic PIN diode switch circuit comprising: a. first and second input ports; b. first and second output ports; c. a first pair of back-to-back monolithic GaAs PIN diodes connected between said first input and said first output ports, said first pair of back-to-back monolithic GaAs PIN diodes having a first bias node between said first pair of back-to-back monolithic GaAs PIN diodes; d. a second pair of back-to-back monolithic GaAs PIN diodes connected between said first input and said second output ports, said second pair of back-to-back monolithic GaAs PIN diodes having a second bias node between said second pair of back-to-back monolithic GaAs PIN diodes; e. a third pair of back-to-back monolithic GaAs PIN diodes connected between said second input and said first output ports, said third pair of back-to-back monolithic GaAs PIN diodes having a third bias node between said third pair of back-to-back monolithic GaAs PIN diodes; and f. a fourth pair of back-to-back monolithic GaAs PIN diodes connected between said second input and said second output ports, said fourth pair of back-to-back monolithic GaAs PIN diodes having a fourth bias node between said fourth pair of back-to-back monolithic GaAs PIN diodes; said first and fourth pairs of monolithic GaAs PIN diodes being connected cathode-to-cathode and said second and third pairs of monolithic GaAs PIN diodes being connected anode-to-anode; said first, second, third and fourth bias nodes being connected to receive a first common bias signal; and said first and second input ports and first and second output ports being connected to receive a second common bias signal.
Claim 3
Dependent Claim
22 words
The circuit of claim 1, wherein said back-to-back PIN diode pairs are directly connected between said input ports and said output ports.
Claim 4
Dependent Claim
17 words
The circuit of claim 1, wherein said circuit is no greater than one square millimeter in area.
Claim 5
Dependent Claim
20 words
The circuit of claim 1, wherein said circuit has only two input ports, two output ports, and eight PIN diodes.
Claim 6
Dependent Claim
13 words
The circuit of claim 1, wherein said PIN diodes are fabricated from GaAs.
Claim 7
Dependent Claim
25 words
The circuit of claim wherein external bias circuitry is connected through RF decoupling circuits to said input ports, said output ports and said bias nodes.
Claim 8
Dependent Claim
15 words
The circuit of claim 6, wherein λ/4 chokes are a portion of said bias circuitry.
Claim 9
Dependent Claim
14 words
The circuit of claim 1, wherein said PIN diodes are in a square configuration.
Claim 10
Dependent Claim
33 words
The circuit of claim 1, wherein said first input port is a transmit port and said second input port is a receive port and said first and second output ports are antenna ports.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-10-27 | 1996-04-27 | 1996-10-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-10-27 | 2000-04-27 | 2000-10-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-10-27 | 2004-04-27 | 2004-10-27 | $7700.00 | Window Closed / Lapsed |