US5155592A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Image processing system
Assignee: Alcatel Lucent NV
•
Filing: 1990-10-15
•
Granted: 1992-10-13
•
Expires: 2010-10-15
Abstract
Abstract An image signal (V1) is transform coded in a Discrete cosine Transform Coder (DCT) and the output coefficients thus provided are encoded in a zonal encoder (QZ). The output of QZ is inversely coded (IQZ) and substracted from the coefficients of the DCT. The resulting error is encoded in an entropy encoder. Both the zonal coder and the entropy encoder have quality inputs (TZQ, TEQ) controlling the compression factor, and have their outputs combined in a single compressed data stream (TXD3).
Inventors
- 👤 Willem J. A. Verbiest
- 👤 Frank O. Van der Putten
- 👤 Bart F. Voeten
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 00:02
CPC Classifications
H; H04; H04N; H04N19/00; H04N19/60; C; C10; C10M; C10M2201/00; C10M2201/14; C10M2207/00; C10M2207/28; C10M2207/282; C10M2207/284; C10M2207/285; C10M2207/34; C10M2215/00; C10M2215/02; C10M2215/04; C10M2215/24; C10M2215/26; C10N; C10N2040/00; C10N2040/14; C10N2040/16; C10N2040/17; C10N2040/175; C10N2040/18; C10N2040/185; H04N19/10; H04N19/102; H04N19/13; H04N19/30; H04N19/90; H04N19/91
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
180 words
Image processing system comprising a transmitter circuit comprising means for producing input signals relating to image elements of a segment or block of an image, a transform circuit for transforming said input signals into substantially uncorrelated coded coefficients, a zonal encoder for encoding each of said coded coefficients in a compressed variable bit code to thereby form a corresponding set of compressed code coefficients with a compression that is a function of the variance of said each coded coefficient, an error determining circuit for determining the error value produced by said zonal encoder on each of said compressed code coefficients, and an entropy encoder for encoding each said error value in a variable bit code wherein each error value is encoded with a number of bits which is a function of the probability of occurrence of the error value, and a receiver circuit for reconstructing said image block from the thus obtained compressed code coefficients and the thus encoded error values, said receiver comprising means responsive to the corresponding encoded error value for correcting each of said compressed code coefficients.
Claim 2
Dependent Claim
180 words
Image processing system comprising a transmitter circuit comprising means for producing input signals relating to image elements of a segment or block of an image, a transform circuit for transforming said input signals into substantially uncorrelated coded coefficients, a zonal encoder for encoding each of said coded coefficients in a compressed variable bit code to thereby form a corresponding set of compressed code coefficients with a compression that is a function of the variance of said each coded coefficient, an error determining circuit for determining the error value produced by said zonal encoder on each of said compressed code coefficients, and an entropy encoder for encoding each said error value in a variable bit code wherein each error value is encoded with a number of bits which is a function of the probability of occurrence of the error value, and a receiver circuit for reconstructing said image block from the thus obtained compressed code coefficients and the thus encoded error values, said receiver comprising means responsive to the corresponding encoded error value for correcting each of said compressed code coefficients.
Claim 3
Dependent Claim
28 words
Image processing system according to claim 1, wherein said entropy encoder converts a series of zero's in said compressed code by a code indicating the number of zero's.
Claim 4
Dependent Claim
65 words
Image processing system according to claim 1, wherein said error determining circuit further comprises a subtractor circuit having a first input to which the output of said transform circuit is coupled via a delay unit, a second input to which the output of said coefficient encoder is coupled through an inverse encoder and an output which is coupled to an input of said entropy encoder.
Claim 5
Dependent Claim
16 words
Image processing system according to claim 1, wherein said transform circuit performs a discrete cosine transform.
Claim 6
Dependent Claim
26 words
Image processing system according to claim 1, wherein said entropy encoder is also controlled by a second quality control selection parameter, defining the entropy encoder characteristics.
Claim 7
Dependent Claim
26 words
Image processing system according to claim 1, wherein said compressed code is also a function of the energy content or image activity of said image block.
Claim 8
Dependent Claim
21 words
Image processing system according to claim 6, wherein said compressed code is also a function of a first quality selection parameter.
Claim 9
Dependent Claim
104 words
Image processing system according to claim 7 wherein said transmitter circuit further comprises a bit map circuit coupled to a control input of said coefficient encoder for storing a series of bit maps that are a function of the variance of the coded coefficients, each of said bit maps being constituted by a value with which said coefficient encoder has to perform code compression, and the output of said transform circuit is coupled through an energy measuring circuit with a first map selection input of said bit map circuit having a second map selection input which is controlled by said first quality selection parameter.
Claim 10
Dependent Claim
81 words
Image processing system according to claim 8, wherein said error determining circuit further comprises a subtractor circuit having a first input to which the output of said transform circuit is coupled via a delay unit, a second input to which the output of said coefficient encoder is coupled through an inverse encoder and an output which is coupled to an input of said entropy encoder, and the output of said bit map circuit also controls an input of said inverse encoder.
Claim 11
Dependent Claim
78 words
Image processing system according to claim 8, wherein said entropy encoder is also controlled by a second quality control selection parameter, defining the entropy encoder characteristics, and the output of said coefficient encoder, the output of said entropy encoder, the output of said energy measuring circuit, and said first and said second quality selection parameters are supplied to a packetizer circuit through a multiplexer circuit, said packetizer circuit transmitting the thus packetized information on a packet switching network.
Claim 12
Dependent Claim
75 words
Image processing system according to claim 10, wherein said receiver circuit further comprises means for deriving said compressed code coefficients and said compressed code errors from said packetized information, means for converting said compressed code coefficients and said compressed code errors into linear code coefficients and errors, means for adding each error to its corresponding code coefficient to obtain a corrected code coefficient, and means for deriving an image from the thus corrected code coefficients.
References Cited (Backward Citations)
EP0321318A1
Cited
US4933762A
Cited
US5047852A
Cited
US4984076A
Cited
US4982282A
Cited
US5006931A
Cited
US5049990A
Cited
US5001559A
Cited
US5063608A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-10-13 | 1996-04-13 | 1996-10-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-10-13 | 2000-04-13 | 2000-10-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-10-13 | 2004-04-13 | 2004-10-13 | $7700.00 | Window Closed / Lapsed |