US5155380A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock switching circuit and method for preventing glitch during switching
Assignee: Ali Corp
•
Filing: 1991-04-12
•
Granted: 1992-10-13
•
Expires: 2011-04-12
Abstract
Abstract A clock switching circuit comprises a multiplexer, a gate, a first detector, a second detector and a state machine. The multiplexer receives two clock signals and outputs one of them through the gate. The first detector is coupled to the output of the multiplexer and the second detector is coupled to the output of the gate. The state machine controls the output of the gate and the multiplexer in response to signals from the first and second detector, and prevent glitches from being output by the gate.
Inventors
- 👤 Ching-Tung Hwang
- 👤 Hsiang-Hsing Sung
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 08:09
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/125; H03K5/1252
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
259 words
A device for switching between a first and a second clock signal, said device comprising: a multiplexer having a first input coupled to the first clock signal; a second input coupled to the second clock signal; a control input and an output; said multiplexer receiving two signals and outputting one of two input signals; a gate having a first and second inputs and an output for passing the signal on the first input to the output of said gate in response to the signal on the second input of said gate; a first detector having a control input, a data input and an output, the data input of said first detector coupled to the output of the multiplexer; said first detector detecting a rising or falling edge of the signal on the data input; a second detector having a control input, a data input and an output for detecting a rising or falling edge of the signal on the data input, the data input of said second detector coupled to the output of the gate; and a state machine having a plurality of inputs and outputs for controlling the multiplexer, the gate, the first detector and the second detector to prevent spurious pulses on the output of the gate, said state machine receiving a reset signal on a first input, a CONT signal on a second input, and having outputs coupled to the control input of the multiplexer, the second input of the gate, the control input of the first detector, and the control input of the second detector.
Claim 2
Independent Claim
259 words
A device for switching between a first and a second clock signal, said device comprising: a multiplexer having a first input coupled to the first clock signal; a second input coupled to the second clock signal; a control input and an output; said multiplexer receiving two signals and outputting one of two input signals; a gate having a first and second inputs and an output for passing the signal on the first input to the output of said gate in response to the signal on the second input of said gate; a first detector having a control input, a data input and an output, the data input of said first detector coupled to the output of the multiplexer; said first detector detecting a rising or falling edge of the signal on the data input; a second detector having a control input, a data input and an output for detecting a rising or falling edge of the signal on the data input, the data input of said second detector coupled to the output of the gate; and a state machine having a plurality of inputs and outputs for controlling the multiplexer, the gate, the first detector and the second detector to prevent spurious pulses on the output of the gate, said state machine receiving a reset signal on a first input, a CONT signal on a second input, and having outputs coupled to the control input of the multiplexer, the second input of the gate, the control input of the first detector, and the control input of the second detector.
Claim 3
Independent Claim
266 words
A device for switching between a first and a second clock signal, said device comprising: a multiplexer having a first input coupled to receive the first clock signal, a second input coupled to receive the second clock signal, a control input and an output, said multiplexer receiving two signals and outputting one of two input signals; an AND gate having a first and second inputs and an output for passing the signal on the first input to the output of said AND gate in response to the signal on the second input of said AND gate; a first detector having a control input, a data input and an output, the data input of said first detector coupled to the output of the multiplexer, said first detector detecting a rising of falling edge of the signal on the data input; a second detector having a control input, a data input and an output for detecting a rising or falling edge of the signal on the data input, the data input of said second detector coupled to the output of the AND gate; and a state machine having a plurality of inputs and outputs for controlling the multiplexer, the gate, the first detector and the second detector to prevent spurious pulses on the output of the AND gate, said state machine receiving a reset signal on a first input, a CONT signal on a second input, and having outputs coupled to the control input of the multiplexer, the second input of the AND gate, the input of the first detector, and the control input of the second detector.
Claim 4
Independent Claim
266 words
A device for switching between a first and a second clock signal, said device comprising: a multiplexer having a first input coupled to receive the first clock signal, a second input coupled to receive the second clock signal, a control input and an output, said multiplexer receiving two signals and outputting one of two input signals; an AND gate having a first and second inputs and an output for passing the signal on the first input to the output of said AND gate in response to the signal on the second input of said AND gate; a first detector having a control input, a data input and an output, the data input of said first detector coupled to the output of the multiplexer, said first detector detecting a rising of falling edge of the signal on the data input; a second detector having a control input, a data input and an output for detecting a rising or falling edge of the signal on the data input, the data input of said second detector coupled to the output of the AND gate; and a state machine having a plurality of inputs and outputs for controlling the multiplexer, the gate, the first detector and the second detector to prevent spurious pulses on the output of the AND gate, said state machine receiving a reset signal on a first input, a CONT signal on a second input, and having outputs coupled to the control input of the multiplexer, the second input of the AND gate, the input of the first detector, and the control input of the second detector.
Claim 5
Dependent Claim
13 words
The device of claim 2, wherein the first edge detector is a D-Flip-Flop.
Claim 6
Dependent Claim
13 words
The device of claim 2, wherein the second edge detector is a D-Flip-Flop.
Claim 7
Dependent Claim
15 words
The device of claim 2, wherein the multiplexer is a two input, one output multiplexer.
Claim 8
Dependent Claim
20 words
The device of claim 2, wherein the state machine further comprises a first D-Flip-Flop; a second D-Flip-Flop; and combinational logic.
Claim 9
Independent Claim
155 words
A method of removing spurious pulses from an output of a clock switching circuit, said clock switching circuit having a multiplexer with inputs for receiving a first and a second clock signals and an output for sending one of the clock signals received, said method comprising: monitoring a control signal sent to the clock switching circuit for a transition in state; monitoring the output of the clock switching circuit for a first falling transition between a high state and a low state after the transition in state of the control signal is sensed; inhibiting any transitions on the output of the clock switching circuit after the first falling transition of the output of the clock switching circuit; switching the output of the multiplexer between the first and second clock signals received; and allowing transitions on the output of the clock switching circuit after a first falling edge on the output of the multiplexer is sensed.
Claim 10
Independent Claim
155 words
A method of removing spurious pulses from an output of a clock switching circuit, said clock switching circuit having a multiplexer with inputs for receiving a first and a second clock signals and an output for sending one of the clock signals received, said method comprising: monitoring a control signal sent to the clock switching circuit for a transition in state; monitoring the output of the clock switching circuit for a first falling transition between a high state and a low state after the transition in state of the control signal is sensed; inhibiting any transitions on the output of the clock switching circuit after the first falling transition of the output of the clock switching circuit; switching the output of the multiplexer between the first and second clock signals received; and allowing transitions on the output of the clock switching circuit after a first falling edge on the output of the multiplexer is sensed.
References Cited (Backward Citations)
US4970418A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-10-13 | 1996-04-13 | 1996-10-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-10-13 | 2000-04-13 | 2000-10-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-10-13 | 2004-04-13 | 2004-10-13 | $7700.00 | Window Closed / Lapsed |