US5151983A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microcomputer system with selectively bypassed memory output latches
Assignee: NEC Corp
•
Filing: 1989-03-20
•
Granted: 1992-09-29
•
Expires: 2009-03-20
Abstract
Abstract A microcomputer system includes a memory storing various processing data including instruction codes, and a data processor for executing an instruction. The memory includes an address pointer for indicating an address for the memory and supplying the stored address to the memory, and an incrementer for incrementing the address pointer. A latch is coupled to the memory for holding an output of the memory read out in accordance with the address supplied from the address pointer. A bus interface is provided for controlling the address pointer and the incrementer so as to cause a one-time transfer to be performed between the memory and the data processor after an address is supplied from the data processor to the address pointer. The bus interface also controls the address pointer, the incrementer and the latch so that the latch holds contents which are read out from the memory at the address supplied by the address pointer, and the incrementer to increment the address pointer, whereby a continuous transfer is realized between the memory and the data processor without continuously supplying addresses from the data processor.
Inventors
- 👤 Yukihiro Nishiguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 04:08
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/04; G11C8/12
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
222 words
A microcomputer system which includes a memory storing processing data including instruction codes, and a data processor for executing a given instruction, the system comprising: address indication means for storing an address for the memory and for supplying a stored address to the memory, updating means for updating contents of the address indication means, hold means for holding a content read out from the memory in accordance with the address supplied from the address indication means, control means for controlling the updating means and the hold means, first transfer means for controlling the address indication means and the hold means so as to cause a one-time transfer to be performed, without using the hold means as an intermediary, between the memory and the data processor after an address is supplied from the data processor to the address indication means, and second transfer means for putting the control means in an operating condition to cause the hold means to hold the contents which are read out from the memory at the address supplied by the address indication means, and also to cause the updating means to update the contents of the address indication means such that a continuous transfer is realized between the memory and the data processor through the hold means as an intermediary without continuously supplying addresses from the data processor.
Claim 2
Dependent Claim
222 words
A microcomputer system which includes a memory storing processing data including instruction codes, and a data processor for executing a given instruction, the system comprising: address indication means for storing an address for the memory and for supplying a stored address to the memory, updating means for updating contents of the address indication means, hold means for holding a content read out from the memory in accordance with the address supplied from the address indication means, control means for controlling the updating means and the hold means, first transfer means for controlling the address indication means and the hold means so as to cause a one-time transfer to be performed, without using the hold means as an intermediary, between the memory and the data processor after an address is supplied from the data processor to the address indication means, and second transfer means for putting the control means in an operating condition to cause the hold means to hold the contents which are read out from the memory at the address supplied by the address indication means, and also to cause the updating means to update the contents of the address indication means such that a continuous transfer is realized between the memory and the data processor through the hold means as an intermediary without continuously supplying addresses from the data processor.
Claim 3
Dependent Claim
38 words
A microcomputer system as claimed in claim 1 wherein the microcomputer system generates a basic operation clock, and the updating means and the hold means are controlled by the control means in synchronization with the basic operation clock.
Claim 4
Dependent Claim
85 words
A microcomputer system as claimed in claim 1 further including address designation means for designating an address space in which the memory is located, detection means for detecting whether or not the address indicated by the address indication means is within the address space designated by the address designation means, before the address indicated by the address indication means is supplied to the memory and means for putting the memory into an operating condition on the basis of the detection result of the detection means.
Claim 5
Dependent Claim
194 words
A microcomputer system which includes: a memory storing processing data including instruction codes, and a data processor for executing an instruction, wherein the memory includes an address pointer for indicating an address for the memory and for supplying a stored address to the memory, an incrementer for incrementing the address pointer, a latch coupled to the memory for holding an output of the memory read out in accordance with the address supplied from the address pointer, and a bus interface controlling the address pointer and the incrementer to cause a one-time transfer to be performed, without using the latch as an intermediary, between the memory and the data processor after an address is supplied from the data processor to the address pointer, the bus interface also controlling the address pointer, the incrementer and the latch such that the latch holds contents which are read out from the memory at the address supplied by the address pointer, and also controlling the incrementer to increment the address pointer such that a continuous transfer is realized between the memory and the data processor through the latch as an intermediary without continuously supplying addresses from the data processor.
Claim 6
Dependent Claim
194 words
A microcomputer system which includes: a memory storing processing data including instruction codes, and a data processor for executing an instruction, wherein the memory includes an address pointer for indicating an address for the memory and for supplying a stored address to the memory, an incrementer for incrementing the address pointer, a latch coupled to the memory for holding an output of the memory read out in accordance with the address supplied from the address pointer, and a bus interface controlling the address pointer and the incrementer to cause a one-time transfer to be performed, without using the latch as an intermediary, between the memory and the data processor after an address is supplied from the data processor to the address pointer, the bus interface also controlling the address pointer, the incrementer and the latch such that the latch holds contents which are read out from the memory at the address supplied by the address pointer, and also controlling the incrementer to increment the address pointer such that a continuous transfer is realized between the memory and the data processor through the latch as an intermediary without continuously supplying addresses from the data processor.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-09-29 | 1996-03-30 | 1996-09-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-09-29 | 2000-03-30 | 2000-09-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-09-29 | 2004-03-30 | 2004-09-29 | $7700.00 | Window Closed / Lapsed |