← Back to Patent Explorer
US5150079A Expired / Lapsed US ⏱️ 0.0 years remaining

Two-mode oscillator

Assignee: Dallas Semiconductor Corp
•
Filing: 1991-06-18
•
Granted: 1992-09-22
•
Expires: 2011-06-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A low-power crystal-controlled CMOS oscillator wherein a long and wide additional transistor is provided in the first stage of the output amplifier. This prevents the output amplifier from diverting too much current from the primary amplifier stage during start-up.

Inventors

  • 👤 Clark R. Williams
  • 👤 Ching-Lin Jiang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 15:16
CPC Classifications
H; H03; H03B; H03B5/00; H03B5/30; H03B5/32; H03B5/36; H03B5/364; H03B2200/00; H03B2200/0002; H03B2200/0012

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 117 words
An integrated circuit oscillator, comprising: (a) first and second resonator leads connectable to a resonator; (b) an amplifier stage operatively connected to provide AC amplification between said first and second resonator leads, said amplifier stage with a first input trip voltage; and (c) a first-stage output buffer including a gain stage which has an input connected to the input of said amplifier stage; (d) wherein said gain stage, in a first mode of operation of the oscillator, has an input trip voltage approximately equal to said first input trip voltage and, in a second mode of operation of the oscillator, said gain stage has an input trip voltage not approximately equal to said first input trip voltage.
Claim 2
Dependent Claim 117 words
An integrated circuit oscillator, comprising: (a) first and second resonator leads connectable to a resonator; (b) an amplifier stage operatively connected to provide AC amplification between said first and second resonator leads, said amplifier stage with a first input trip voltage; and (c) a first-stage output buffer including a gain stage which has an input connected to the input of said amplifier stage; (d) wherein said gain stage, in a first mode of operation of the oscillator, has an input trip voltage approximately equal to said first input trip voltage and, in a second mode of operation of the oscillator, said gain stage has an input trip voltage not approximately equal to said first input trip voltage.

References Cited (Backward Citations)

US4085359A Cited
US4710730A Cited
US4871982A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-09-22 1996-03-23 1996-09-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-09-22 2000-03-23 2000-09-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-09-22 2004-03-23 2004-09-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag