US5144584A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Micron Memory Japan Ltd
•
Filing: 1990-12-04
•
Granted: 1992-09-01
•
Expires: 2010-12-04
Abstract
Abstract A semiconductor memory device comprises a random memory cell array halved into first and second memory areas, and a data register coupled to digit lines of the random memory cell array in parallel for temporarily holding data read out onto the respective digit lines from selected memory cells. A row address generator receives an input row address and generates a first row address signal designating a first row corresponding to the input row address, and a second row address designating a second row different from the first row. A controller is coupled to first and second half portions of each of the word lines, and responds to the first and second row address signals so as to cause to transfer to the data register, data stored in the memory cells which are included in one row designated by the first row address signal and which belong to one of the first and second memory areas, and also so as to cause to refresh the memory cells which are included in one row designated by the second row address signal and which belong to the other of the first and second memory areas.
Inventors
- 👤 Yasuharu Hoshino
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:25
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
299 words
A semiconductor memory device comprising: a random memory cell array including a number of memory cells arranged in the form of a matrix and having a plurality of word lines and a plurality of digit lines so that access can be permitted to a selected memory cell by selecting one word line in accordance with a row address and also selecting one digit line in accordance with a column address, said random memory cell array being divided into first and second memory areas in such a manner that each of said word lines is divided into first and second portions and said digit lines are divided into a first group of digit lines and a second group of digit lines; a data register means coupled to said digit lines of said random memory cell array in parallel for temporarily holding data read out onto the respective digit lines from selected memory cells; a row address generator receiving an input row address and for generating a first row address signal designating a first row corresponding to said input row address, and a second row address designating a second row different from said first row; and a controller means coupled to the first and second portions of each of said word lines, and responding to said first and second row address signals so as to cause to transfer to said data register means, data stored in the memory cells which are included in one row designated by said first row address signal and which belong to one of said first and second memory areas, and also so as to cause to refresh the memory cells which are included in one row designated by said second row address signal and which belong to the other of said first and second memory areas.
Claim 2
Dependent Claim
299 words
A semiconductor memory device comprising: a random memory cell array including a number of memory cells arranged in the form of a matrix and having a plurality of word lines and a plurality of digit lines so that access can be permitted to a selected memory cell by selecting one word line in accordance with a row address and also selecting one digit line in accordance with a column address, said random memory cell array being divided into first and second memory areas in such a manner that each of said word lines is divided into first and second portions and said digit lines are divided into a first group of digit lines and a second group of digit lines; a data register means coupled to said digit lines of said random memory cell array in parallel for temporarily holding data read out onto the respective digit lines from selected memory cells; a row address generator receiving an input row address and for generating a first row address signal designating a first row corresponding to said input row address, and a second row address designating a second row different from said first row; and a controller means coupled to the first and second portions of each of said word lines, and responding to said first and second row address signals so as to cause to transfer to said data register means, data stored in the memory cells which are included in one row designated by said first row address signal and which belong to one of said first and second memory areas, and also so as to cause to refresh the memory cells which are included in one row designated by said second row address signal and which belong to the other of said first and second memory areas.
Claim 3
Dependent Claim
75 words
A semiconductor memory device claimed in claim 1 wherein said controller means includes a first address decoder coupled to all the word lines of said first memory areas and a second address decoder coupled to all the word lines of said second memory areas, and wherein said row address generator alternately supplies said first and second row address signals to said first and second address decoders or to said second and first address decoders, respectively.
Claim 4
Dependent Claim
93 words
A semiconductor memory device claimed in claim 1 wherein said random memory cell array includes 2 n word lines and 2 m digit lines, and each of said memory cells is located at a corresponding one of intersections between said 2 n word lines and said 2 m digit lines so that access can be permitted to a memory cell at one selected intersection by selecting one word line in accordance with a row address of "n" bits and also selecting one digit line in accordance with a column address of "m" bits.
Claim 5
Dependent Claim
231 words
A semiconductor memory device claimed in claim 1 wherein said row address generator includes latch means for latching external address signals and a split transfer mode signal, and a combination logic circuit means receiving the external address signals latched in said latch means so as to output the external address signals excluding the most significant external address signal, as they are, as common row address signals excluding the most significant row address signal, said combination logic circuit means also receiving a control signal indicative of which of said first and second memory areas should be read out, so that when said split transfer mode signal is active, said combination logic circuit means responds to an active control signal to output the most significant external address signal latched in said latch means, as the most significant row address signal for said first memory areas, and an inverted signal of the most significant external address signal latched in said latch means, as the most significant row address signal for said second memory areas, and responds to an inactive control signal to output the most significant external address signal latched in said latch means, as the most significant row address signal for said second memory areas, and the inverted signal of the most significant external address signal latched in said latch means, as the most significant row address signal for said first memory areas.
Claim 6
Dependent Claim
82 words
A semiconductor memory device claimed in claim 4 wherein said controller means includes a first address decoder coupled to all the word lines of said first memory areas and receiving said common row address signals and said most significant row address signal for said first memory areas, and a second address decoder coupled to all the word lines of said second memory areas and receiving said common row address signals and said most significant row address signal for said second memory areas.
References Cited (Backward Citations)
US4855959A
Cited
US4982369A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-09-01 | 1996-03-02 | 1996-09-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-09-01 | 2000-03-02 | 2000-09-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-09-01 | 2004-03-02 | 2004-09-01 | $7700.00 | Window Closed / Lapsed |