US5140593A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of checking test program in duplex processing apparatus
Assignee: NEC Corp
•
Filing: 1989-11-13
•
Granted: 1992-08-18
•
Expires: 2009-11-13
Abstract
Abstract Disclosed is a method of checking a test program in a duplex processing apparatus including two processors connected to each other through a failure acknowledge line and an interprocessor communication line and constituting an active system and a standby system, main memories connected to the two processors through buses, respectively, a queue connected to the buses which connect the processors to the main memories, and bus arbitors for controlling contention of a bus occupy right on the buses. In this method, normality of the test program is checked from an execution address of the test program executed by the standby processor under the control of the active processor.
Inventors
- 👤 Takao Hayashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 07:56
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/20; G06F11/202; G06F11/2038; G06F11/2048; G06F11/22; G06F11/2205; G06F11/2215; G06F11/2273
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
145 words
A method of checking a test program in a duplex processing apparatus comprising two processors connected to each other through a failure acknowledge line and an interprocessor communication line, said two processors constituting an active system and a standby system, main memories connected to said two processors through buses, respectively, a queue connected to said buses which connect said processors to said main memories, and bus arbitrators connected to said buses and provided in said each processor for controlling contention of a bus occupancy right on said buses, said method comprising stopping the test program executed by said standby processor when a command is sent from said active processor to said standby processor, and examining whether a stop address of the test program falls within a predetermined range or not, to check a normality of the test program under the control of said active processor.
Claim 2
Independent Claim
145 words
A method of checking a test program in a duplex processing apparatus comprising two processors connected to each other through a failure acknowledge line and an interprocessor communication line, said two processors constituting an active system and a standby system, main memories connected to said two processors through buses, respectively, a queue connected to said buses which connect said processors to said main memories, and bus arbitrators connected to said buses and provided in said each processor for controlling contention of a bus occupancy right on said buses, said method comprising stopping the test program executed by said standby processor when a command is sent from said active processor to said standby processor, and examining whether a stop address of the test program falls within a predetermined range or not, to check a normality of the test program under the control of said active processor.
Claim 3
Dependent Claim
57 words
A method according to claim 1, and the added steps wherein said active processor presets the predetermined range of the test program in said standby main memory, periodically examines the stop address of the test program, and determines an overrun of the test program when the stop address of the test program falls outside the predetermined range.
Claim 4
Dependent Claim
31 words
A method according to claim 2, wherein said active processor forcibly disconnects the standby system when said active processor determines that the test program executed by the standby system is overrunning.
Claim 5
Dependent Claim
21 words
A method according to claim 1, wherein checking normality comprises checking whether the test program executed by said standby processor runs.
References Cited (Backward Citations)
US4775976A
Cited
US4684885A
Cited
US4736339A
Cited
US4755995A
Cited
US4751702A
Cited
US4975838A
Cited
US4849979A
Cited
US4881227A
Cited
US4894828A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-08-18 | 1996-02-17 | 1996-08-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-08-18 | 2000-02-17 | 2000-08-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-08-18 | 2004-02-17 | 2004-08-18 | $7700.00 | Window Closed / Lapsed |