System for processing data having different formats

Claim 2

A data processor comprising: a decoding mechanism which decodes an instruction, which includes an op code specifying a byte order reversal operation and outputs byte order reversal control information; a first register which stores data consisting of a plurality of connected bytes; and a function unit, coupled to said first register and said decoding mechanism, which executes said byte order reversal operation, according to said byte order reversal control information, on said data stored in said first register and stores resulting byte order reversed data in said first register.

Claim 3

A data processor comprising: a decoding mechanism which decodes an instruction, which includes an op code specifying a bit order reversal operation and outputs bit order reversal control information; a first register which stores data consisting of a plurality of connected bits; and a function unit, coupled to said first register and said decoding mechanism, which executes said bit order reversal operation, according to said bit order reversal control information, on said data stored in said first register and stores resulting bit order reversed data in said first register.

Claim 4

A data processor comprising: a decoding mechanism which decodes an instruction, which includes an op code specifying a bit order reversal operation and outputs bit order reversal control information; a first register which stores data consisting of a plurality of connected bits; and a function unit, coupled to said first register and said decoding mechanism, which executes said bit order reversal operation, according to said bit order reversal control information, on said data stored in said first register and stores resulting bit order reversed data in said first register.

Claim 5

A data processor comprising: a decoding mechanism which decodes a first type of instruction, which includes an op code specifying a bit order reversal operation to output bit order reversal control information and which decodes a second type of instruction, which includes an op code specifying a byte order reversal operation, to output byte order reversal control information; a first register which stores data consisting of a plurality of connected bits; and a function unit, coupled to said first register and said decoding mechanism, which executes said bit order reversal operation, according to said bit order reversal control information, on said data stored in said first register and stores resulting bit order reversed data in said first register and which executes said byte order reversal operation, according to said byte order reversal control information, on said data stored in said first register and stores resulting byte order reversed data in said first register.

Claim 6

A data processor comprising: a decoding mechanism which decodes a first type of instruction, which includes an op code specifying a bit order reversal operation to output bit order reversal control information and which decodes a second type of instruction, which includes an op code specifying a byte order reversal operation, to output byte order reversal control information; a first register which stores data consisting of a plurality of connected bits; and a function unit, coupled to said first register and said decoding mechanism, which executes said bit order reversal operation, according to said bit order reversal control information, on said data stored in said first register and stores resulting bit order reversed data in said first register and which executes said byte order reversal operation, according to said byte order reversal control information, on said data stored in said first register and stores resulting byte order reversed data in said first register.

Claim 7

In a data processor including first and second N byte registers, having least significant and most significant byte and bit storage locations, a processing unit for processing data transferred from said registers, a method for storing and transferring data to and from said registers comprising the steps of: storing an M byte first data element in said first register and an L byte second data element in said second register, where L and M may have different values and are less than or equal to N, with the least significant bit of each of said first and second data elements stored in the least significant bit storage location of each respective register, with each register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with the byte position number N identifying the least significant byte storage location; directly transferring, without shifting, said first and second stored data elements to said processing unit with the least significant bits of said first and second transferred data elements being aligned to facilitate direct processing of said data elements without the requirement of shifting or reordering the bits of said data elements regardless of whether L and M are the same.

Claim 8

In a data processor including first and second N byte registers, having least significant and most significant byte and bit storage locations, a processing unit for processing data transferred from said registers, a method for storing and transferring data to and from said registers comprising the steps of: storing an M byte first data element in said first register and an L byte second data element in said second register, where L and M may have different values and are less than or equal to N, with the least significant bit of each of said first and second data elements stored in the least significant bit storage location of each respective register, with each register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with the byte position number N identifying the least significant byte storage location; directly transferring, without shifting, said first and second stored data elements to said processing unit with the least significant bits of said first and second transferred data elements being aligned to facilitate direct processing of said data elements without the requirement of shifting or reordering the bits of said data elements regardless of whether L and M are the same.

Claim 9

A data processor comprising: a decoding mechanism which decodes an instruction, which includes an op code specifying a byte order reversal operation and outputs byte order reversal control information; a first register which stores data consisting of a plurality of connected bytes; a function unit, coupled to said first register and said decoding mechanism, which executes said byte order reversal operation, according to said control information, on said data stored in said first register and stores resulting byte reversed data in said first register; and a second register and where said byte reversed data is stored in said second register by said functional unit.

Claim 10

A data processor comprising: a decoding mechanism which decodes an instruction, which includes an op code specifying a byte order reversal operation and outputs byte order reversal control information; a first register which stores data consisting of a plurality of connected bytes; a function unit, coupled to said first register and said decoding mechanism, which executes said byte order reversal operation, according to said control information, on said data stored in said first register and stores resulting byte reversed data in said first register; and a second register and where said byte reversed data is stored in said second register by said functional unit.

Claim 11

A data processor comprising: a decoding mechanism which decodes an instruction, which includes an op code specifying a bit order reversal operation and outputs bit order reversal control information; a first register which stores data consisting of a plurality of connected bits; a function unit, coupled to said first register and said decoding mechanism, which executes said bit order reversal operation, according to said control information, on said data stored in said first register and stores resulting bit reversed data in said first register; and a second register and where said bit reversed data is stored in said second register by said functional unit.

Claim 12

A data processor comprising: a decoding mechanism which decodes an instruction, which includes an op code specifying a bit order reversal operation and outputs bit order reversal control information; a first register which stores data consisting of a plurality of connected bits; a function unit, coupled to said first register and said decoding mechanism, which executes said bit order reversal operation, according to said control information, on said data stored in said first register and stores resulting bit reversed data in said first register; and a second register and where said bit reversed data is stored in said second register by said functional unit.

Claim 13

A data processor comprising: a decoding mechanism which decodes a first type of instruction, which includes an op code specifying a bit order reversal operation to output bit order reversal control information and which decodes a second type of instruction, which includes an op code specifying a byte order reversal operation, to output byte order reversal control information; a first register which stores data consisting of a plurality of connected bits; a function unit, coupled to said first register and said decoding mechanism, which executes said bit order reversal operation, according to said bit order reversal control information, on said data stored in said first register and stores resulting bit reversed data in said first register and which executes said byte reversal operation, according to said byte order reversal control information, on said data stored in said first register and stores resulting byte reversed data in said first register; and a second register and where said bit reversed or byte reversed data is stored in said second register by said functional unit.

Claim 14

A data processor comprising: a decoding mechanism which decodes a first type of instruction, which includes an op code specifying a bit order reversal operation to output bit order reversal control information and which decodes a second type of instruction, which includes an op code specifying a byte order reversal operation, to output byte order reversal control information; a first register which stores data consisting of a plurality of connected bits; a function unit, coupled to said first register and said decoding mechanism, which executes said bit order reversal operation, according to said bit order reversal control information, on said data stored in said first register and stores resulting bit reversed data in said first register and which executes said byte reversal operation, according to said byte order reversal control information, on said data stored in said first register and stores resulting byte reversed data in said first register; and a second register and where said bit reversed or byte reversed data is stored in said second register by said functional unit.

Claim 15

The data processor of claim 7 where said instruction includes an operation designation which is decoded by said instruction decoding mechanism to provide an operation indication specifying an operation to be performed on the bit specified by said bit number indication and further comprising: logic means, that receive said determined register bit position number, for generating and storing a logical data element having all bits equal to a same value except the bit indicated by said bit number indication, where said data element stored in said register and said logical data element are processed to effect said specified operation on the specified bit number of said operand.

Claim 16

The method of claim 4 further comprising a method for performing a bit operation on data stored in said first register comrising the steps of: providing an instruction including operand size information specifying the number of bytes in a first word stored in said first register and a bit number specifying the displacement, from the leftmost bit of said first word, of the bit to be operated on; processing said operand size information and said bit number information to determine the bit position number of the bit storge location of said first register where the bit to be operated on is stored.

Claim 17

The method of claim 4 wherein said step of storing comprises the steps of: reversing the byte order of a selected data word to be stored that does not have a least significant byte as the rightmost byte so that the least significant byte of said selected data word is stored in the least significant byte location of said first register.

Claim 18

The method of claim 4 wherein said step of storing comprises the steps of: reversing the bit order of the bits in a selected data word to be stored that does not have a least significant bit as the rightmost bit of said selected data word so that the least significant bit of said selected data word is stored in the least significant bit location of said first register.

Claim 19

In a data processor including first and second N byte registers, with each register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with byte position number N identifying the least significant byte storage location and with the data processor also including a processing unit for processing data transferred from said registers, a system for storing and transferring data to and from said registers comprising: means for storing an M byte first data element in said first register and an L byte second data element in said second register, where L and M may have different values and are less than or equal to N, with the least significant bit of each of said first and second data elements stored in the least significant bit storage location of each respective register; and means for directly transferring, without shifting, said first and second stored data elements to said processing unit with the least significant bits of said first and second transferred data elements being aligned to facilitate direct arithmetic processing of said data elements without the requirement of shifting or reordering the bits of said data elements regardless of whether L and M are the same.

Claim 20

In a data processor including first and second N byte registers, with each register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with byte position number N identifying the least significant byte storage location and with the data processor also including a processing unit for processing data transferred from said registers, a system for storing and transferring data to and from said registers comprising: means for storing an M byte first data element in said first register and an L byte second data element in said second register, where L and M may have different values and are less than or equal to N, with the least significant bit of each of said first and second data elements stored in the least significant bit storage location of each respective register; and means for directly transferring, without shifting, said first and second stored data elements to said processing unit with the least significant bits of said first and second transferred data elements being aligned to facilitate direct arithmetic processing of said data elements without the requirement of shifting or reordering the bits of said data elements regardless of whether L and M are the same.

Claim 21

The system of claim 12 further comprising a system for performing a bit operation on data stored in said first register by executing a bit instruction including operand size information specifying the number of bytes in a first word stored in said first register and a bit number specifying the displacement from a leftmost boundary bit of said first word of the bit to be operated on, said system comprising: means for processing said operand size information and said bit number information to determine the bit position number of the bit storage location of said first register where the bit to be operated on is stored.

Claim 22

The system of claim 12 wherein said means for storing comprises: a byte reverse circuit for reversing the byte order of a selected data word that does not have a least significant byte as the rightmost byte to store the least significant byte of said selected data word in the least significant byte location of said first register.

Claim 23

The system of claim 12 wherein said means for storing comprises: a bit reverse circuit for reversing the bit order of a selected data word that does not have a least significant bit as the rightmost bit of selected data word so that the least significant bit of said selected data word is stored in the least significant bit location of said first register.

Claim 24

In a data processor including a first N byte register, having least significant and most significant byte and bit storage locations, and a processing unit for processing data transferred from said register, a method for storing and transferring data to and from said register and for performing a bit operation on data stored in said first register comprising the steps of: storing an M byte first data element in said first register where M is less than or equal to N, with the least significant bit of said first data element stored in the least significant bit storage location of said first register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with the byte position number N identifying the least significant byte storage location; directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct processing of said data element without the requirement of shifting or reordering the bits of said data element; providing and instruction including operand size information specifying the number of bytes in a first word stored in said first register and a bit number specifying the displacement, from the leftmost bit of said first word, of the bit to be operated on; processing said operand size information and said bit number information to determine the bit position number of the bit storage location of said first register where the bit to be operated on is stored.

Claim 25

In a data processor including a first N byte register, having least significant and most significant byte and bit storage locations, and a processing unit for processing data transferred from said register, a method for storing and transferring data to and from said register and for performing a bit operation on data stored in said first register comprising the steps of: storing an M byte first data element in said first register where M is less than or equal to N, with the least significant bit of said first data element stored in the least significant bit storage location of said first register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with the byte position number N identifying the least significant byte storage location; directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct processing of said data element without the requirement of shifting or reordering the bits of said data element; providing and instruction including operand size information specifying the number of bytes in a first word stored in said first register and a bit number specifying the displacement, from the leftmost bit of said first word, of the bit to be operated on; processing said operand size information and said bit number information to determine the bit position number of the bit storage location of said first register where the bit to be operated on is stored.

Claim 26

In a data processor including a first N byte register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with byte position number N identifying the least significant byte storage location and with the data processor also including a processing unit for processing data transferred from said registers, a system for storing and transferring data to and from said register and for performing a bit operation on data stored in said first register by executing a bit instruction including operand size information specifying the number of bytes in a first word stored in said first register and a bit number specifying the displacement from a leftmost boundary bit of said first word of the bit to be operated on, said system comprising: means for storing an M byte first data element in said first register, where M is less than or equal to N, with the least significant bit of each of said first data element stored in the least significant bit storage location of said first register; means for directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct arithmetic processing of said data element without the requirement of shifting or reordering the bits of said data element; and means for processing said operand size information and said bit number information to determine the bit position number of the bit storage location of said first register where the bit to be operated on is stored.

Claim 27

In a data processor including a first N byte register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with byte position number N identifying the least significant byte storage location and with the data processor also including a processing unit for processing data transferred from said registers, a system for storing and transferring data to and from said register and for performing a bit operation on data stored in said first register by executing a bit instruction including operand size information specifying the number of bytes in a first word stored in said first register and a bit number specifying the displacement from a leftmost boundary bit of said first word of the bit to be operated on, said system comprising: means for storing an M byte first data element in said first register, where M is less than or equal to N, with the least significant bit of each of said first data element stored in the least significant bit storage location of said first register; means for directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct arithmetic processing of said data element without the requirement of shifting or reordering the bits of said data element; and means for processing said operand size information and said bit number information to determine the bit position number of the bit storage location of said first register where the bit to be operated on is stored.

Claim 28

In a data processor including a first N byte register, having least significant and most significant byte and bit storage locations, and a processing unit for processing data transferred from said register, method for storing and transferring data to and from said register comprising the steps of: storing an M byte first data element in said first register and M is less than or equal to N, with the least significant bit of said first data element stored in the least significant bit storage location of said first register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with the byte position number N identifying the least significant byte storage location; directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct processing of said data element without the requirement of shifting or reordering the bits of said data element; and reversing the byte order of a selected data word to be stored that does not have a least significant byte as the rightmost byte so that the least significant byte of said selected data word is stored in the least significant byte location of said first register.

Claim 29

In a data processor including a first N byte register, having least significant and most significant byte and bit storage locations, and a processing unit for processing data transferred from said register, method for storing and transferring data to and from said register comprising the steps of: storing an M byte first data element in said first register and M is less than or equal to N, with the least significant bit of said first data element stored in the least significant bit storage location of said first register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with the byte position number N identifying the least significant byte storage location; directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct processing of said data element without the requirement of shifting or reordering the bits of said data element; and reversing the byte order of a selected data word to be stored that does not have a least significant byte as the rightmost byte so that the least significant byte of said selected data word is stored in the least significant byte location of said first register.

Claim 30

In a data processor including a first N byte register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with byte position number N identifying the least significant byte storage location and with the data processor also including a processing unit for processing data transferred from said registers, a system for storing and transferring data to and from said register, said system comprising: means for storing an M byte first data element in said first register, where M is less than or equal to N, with the least significant bit of each of said first data element stored in the least significant bit storage location of said first register; means for directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct arithmetic processing of said data element without the requirement of shifting or reordering the bits of said data elements; and a byte reverse circuit for reversing the byte order of a selected data word not having the having a least significant byte as the rightmost byte to store the least significant byte of said selected data word in the least significant byte location of said first register.

Claim 31

In a data processor including a first N byte register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with byte position number N identifying the least significant byte storage location and with the data processor also including a processing unit for processing data transferred from said registers, a system for storing and transferring data to and from said register, said system comprising: means for storing an M byte first data element in said first register, where M is less than or equal to N, with the least significant bit of each of said first data element stored in the least significant bit storage location of said first register; means for directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct arithmetic processing of said data element without the requirement of shifting or reordering the bits of said data elements; and a byte reverse circuit for reversing the byte order of a selected data word not having the having a least significant byte as the rightmost byte to store the least significant byte of said selected data word in the least significant byte location of said first register.

Claim 32

In a data processor including a first N byte register, having least significant and most significant byte and bit storage locations, and a processing unit for processing data transferred from said register, a method for storing and transferring data to and from said register comprising the steps of: storing an M byte first data element in said first register and M is less than or equal to N, with the least significant bit of said first data element stored in the least significant bit storage location of said first register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with the byte position number N identifying the least significant byte storage location; directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct processing of said data element without the requirement of shifting or reordering the bits of said data element; reversing the bit order of the bits in a selected data word to be stored that does not have a least significant bit as the rightmost bit of said selected data word so that the least significant bit of said selected data word is stored in the least significant bit location of said first register.

Claim 33

In a data processor including a first N byte register, having least significant and most significant byte and bit storage locations, and a processing unit for processing data transferred from said register, a method for storing and transferring data to and from said register comprising the steps of: storing an M byte first data element in said first register and M is less than or equal to N, with the least significant bit of said first data element stored in the least significant bit storage location of said first register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with the byte position number N identifying the least significant byte storage location; directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct processing of said data element without the requirement of shifting or reordering the bits of said data element; reversing the bit order of the bits in a selected data word to be stored that does not have a least significant bit as the rightmost bit of said selected data word so that the least significant bit of said selected data word is stored in the least significant bit location of said first register.

Claim 34

In a data processor including a first N byte register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with byte position number N identifying the least significant byte storage location and with the data processor also including a processing unit for processing data transferred from said registers, a system for storing and transferring data to and from said register, said system comprising: means for storing an M byte first data element in said first register, where M is less than or equal to N, with the least significant bit of each of said first data element stored in the least significant bit storage location of said first register; means for directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct arithmetic processing of said data element without the requirement of shifting or reordering the bits of said data element; and a bit reverse circuit for reversing the bit order of a selected data word that does not have a least significant bit as the rightmost bit of selected data word so that the least significant bit of said selected data word is stored in the least significant bit location of said first register.

Claim 35

In a data processor including a first N byte register, with said first register having least significant and most significant byte and bit storage locations, with each bit storage location in the register identified by one of 8N bit position numbers and each byte storage location identified by one of N byte position numbers, with the bit position number 8N identifying the least significant bit storage location and with byte position number N identifying the least significant byte storage location and with the data processor also including a processing unit for processing data transferred from said registers, a system for storing and transferring data to and from said register, said system comprising: means for storing an M byte first data element in said first register, where M is less than or equal to N, with the least significant bit of each of said first data element stored in the least significant bit storage location of said first register; means for directly transferring, without shifting, said first stored data element to said processing unit with the least significant bits of said first transferred data element being aligned to facilitate direct arithmetic processing of said data element without the requirement of shifting or reordering the bits of said data element; and a bit reverse circuit for reversing the bit order of a selected data word that does not have a least significant bit as the rightmost bit of selected data word so that the least significant bit of said selected data word is stored in the least significant bit location of said first register.