US5124569A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital phase-lock loop system with analog voltage controlled oscillator
Assignee: STAR TECHNOLOGIES Inc A DELAWARE CORP
•
Filing: 1990-10-18
•
Granted: 1992-06-23
•
Expires: 2010-10-18
Abstract
Abstract A phase-lock loop scheme which can be implemented in an application specific integrated circuit using CMOS elements is disclosed which is directed to controlling a plurality of slave gate array circuits such that each of the master gate array circuit and the slave gate array circuits are clocked at the same time and are within a fixed time delay from a device reference clock signal. The master gate array circuit receives the input clock synchronization signal from the master clock of the device containing the master and gate array circuits and produces an internal clock signal which is then sent to each of the slave gate array circuits, by means of equal delay paths. The phase-lock loop circuitry utilized by each of the gate arrays can be implemented on program logic array chips along with the logic which receives the synchronized clock signals generated by the respective phase-lock loops of each of the gate array chips. Both fixed and automatic gain and damping controls for the phase-lock loops are also disclosed.
Inventors
- 👤 Lewis A. Phillips
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 17:41
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/15; H03K5/15013; H03K5/1506; H03K5/22; H03K5/26; H03K7/00; H03K7/06; H03L; H03L7/00; H03L7/06; H03L7/07; H03L7/08; H03L7/085; H03L7/089; H03L7/0891; H03L7/0895; H03L7/0898; H03L7/16; H03L7/22; H03L7/23; H03L7/235
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
141 words
A digital phase-lock loop system with analog voltage controlled oscillator, comprising: a master gate array circuit having a master control loop, which master gate array circuit receives a system reference clock signal from a system to which said master control loop is connected, said master control loop producing a reference clock signal which is synchronized to said received system reference clock signal; and a plurality of slave gate array circuits, each having slave control loops, each of said plurality of slave array circuits being connected to receive said reference clock signal from said master control loop by means of an individual delay path connected between each of said plurality of slave gate array circuits and said master gate array circuit such that each of said slave gate array circuits is clocked on the same clock edge of said reference clock signal.
Claim 2
Dependent Claim
141 words
A digital phase-lock loop system with analog voltage controlled oscillator, comprising: a master gate array circuit having a master control loop, which master gate array circuit receives a system reference clock signal from a system to which said master control loop is connected, said master control loop producing a reference clock signal which is synchronized to said received system reference clock signal; and a plurality of slave gate array circuits, each having slave control loops, each of said plurality of slave array circuits being connected to receive said reference clock signal from said master control loop by means of an individual delay path connected between each of said plurality of slave gate array circuits and said master gate array circuit such that each of said slave gate array circuits is clocked on the same clock edge of said reference clock signal.
Claim 3
Dependent Claim
38 words
The system of claim 1, wherein each of said individual delay paths is of a length such that the propagation delay between said master gate array circuit and each of said slave gate array circuits is approximately equal.
Claim 4
Dependent Claim
28 words
The system of claim 1, wherein each of said master and said plurality of slave gate array circuits is implemented as program logic arrays using CMOS type components.
Claim 5
Dependent Claim
14 words
The system of claim 1, wherein said master gate array is implemented in ASICs.
Claim 6
Dependent Claim
15 words
The system of claim 1, wherein said master control loop is implemented in an ASIC.
Claim 7
Dependent Claim
19 words
The system of claim 1, wherein each of said plurality of slave gate array circuits is implemented in ASICs.
Claim 8
Dependent Claim
118 words
The system of claim 1, wherein said master control loop comprises: a first phase frequency detector circuit connected to receive said system reference clock signal and an internal clock reference signal, said first frequency detector circuit having an output; a first frequency controller circuit connected to the output of said first phase frequency detector circuit, said first frequency controller circuit having an output; a first voltage controlled oscillator connected to the output of said first frequency controller circuit; and an output buffer connected to receive the output from said first voltage controlled oscillator, such that the signal output from said output buffer is said reference clock signal to which said plurality of slave gate array circuits is synchronized.
Claim 9
Dependent Claim
165 words
The system of claim 7, further comprising: a second phase frequency detector circuit connected to receive as a first input the reference clock signal from said output buffer and as a second input a master internal clock reference signal, said second phase frequency detector circuit having an output; a second frequency controller circuit connected to the output of said second phase frequency detector, said second frequency controller circuit having an output; a second voltage controlled oscillator circuit connected to the output of said second frequency controller circuit; clock driver circuits connected to receive the output from said second voltage controlled oscillator, said clock driver circuit producing a master internal clock reference signal which is provided as a second input to said second phase frequency detector circuit; and a frequency divider circuit which receives said internal clock reference signal, divides said internal clock reference signal by a predetermined whole number and provides its output as a second input signal to said first phase frequency detector circuit.
Claim 10
Dependent Claim
34 words
The system of claim 8, wherein said master gate array circuit comprises a plurality of gate arrays which each receive said master internal clock signal produced at the output of said clock driver circuits.
Claim 11
Dependent Claim
120 words
The system of claim 1, wherein each of said plurality of slave gate array circuits comprises: a slave phase frequency detector circuit connected to receive as a first input said reference clock signal from said master control loop and as a second input, a slave internal clock signal; a slave frequency controller circuit connected to receive the output from said slave phase frequency detector circuit; a slave voltage controlled oscillator circuit which is connected to receiver the output from said slave frequency controller circuit; and slave clock driver circuits, connected to receive the output from said slave voltage controlled oscillator circuit and to provide a slave internal clock signal to a second input of said slave phase frequency detector circuit.
Claim 12
Dependent Claim
28 words
The system of claim 10, wherein each of said slave gate array circuits includes a plurality of slave gate arrays which each receive respective slave internal clock signals.
Claim 13
Dependent Claim
32 words
The system of claim 7, wherein any signals input to said first phase frequency detector circuit are fed to said first phase frequency detector circuit after passing through respective static protection circuits.
Claim 14
Dependent Claim
33 words
The system of claim 8, wherein said any signals input to said second phase frequency detector circuit are fed to said second phase frequency detector circuit after passing through respective static protection circuits.
Claim 15
Dependent Claim
32 words
The system of claim 10, wherein said signals input to said slave phase frequency detector circuit are fed to said slave phase frequency detector circuit after passing through respective static protection circuits.
Claim 16
Independent Claim
111 words
A method of synchronizing the operation of a master gate array circuit and a plurality of slave gate array circuits, comprising the steps of: receiving a system reference clock signal; detecting the phase and frequency of said system reference clock signal; introducing a delay in the propagation time of said reference clock signal to each of said plurality of slave gate array circuits such that said reference clock signal arrives at each of said slave gate array circuits at approximately the same time and; using the detected phase of said system reference clock signal to produce a reference clock signal which is provided to each of said slave gate array circuits.
Claim 17
Independent Claim
111 words
A method of synchronizing the operation of a master gate array circuit and a plurality of slave gate array circuits, comprising the steps of: receiving a system reference clock signal; detecting the phase and frequency of said system reference clock signal; introducing a delay in the propagation time of said reference clock signal to each of said plurality of slave gate array circuits such that said reference clock signal arrives at each of said slave gate array circuits at approximately the same time and; using the detected phase of said system reference clock signal to produce a reference clock signal which is provided to each of said slave gate array circuits.
Claim 18
Dependent Claim
41 words
The method of claim 15, further include the steps of phase and frequency detecting said system reference clock signal and said reference clock signal; and adjusting the phase of said reference clock signal based upon said phase and frequency detecting step.
Claim 19
Dependent Claim
27 words
The method of claim 15, wherein said reference clock signal arrives at each of said plurality of slave gate array circuits within 0.5 nanoseconds from each other.
Claim 20
Dependent Claim
14 words
The method of claim 16, wherein said adjusting step occurs automatically without operator intervention.
Claim 21
Dependent Claim
17 words
The method of claim 15, wherein each of said slave gate array circuits is implemented in ASICs.
Claim 22
Dependent Claim
140 words
A digital phase-lock loop system with analog voltage controlled oscillator, comprising: a master gate array circuit having a master control loop, which master gate array circuit receives a system reference clock signal from a system to which said master control loop is connected, said master control loop producing a reference clock signal which is synchronized to said received system reference clock signal; and a plurality of slave gate array circuits, each having slave control loops, each of said plurality of slave array circuits being connected to receive said reference clock signal from said master control loop by means of a delay path connected between each of said plurality of slave gate array circuits and said master gate array circuit such that each of said slave gate array circuits is clocked on the same clock edge of said reference clock signal.
Claim 23
Dependent Claim
140 words
A digital phase-lock loop system with analog voltage controlled oscillator, comprising: a master gate array circuit having a master control loop, which master gate array circuit receives a system reference clock signal from a system to which said master control loop is connected, said master control loop producing a reference clock signal which is synchronized to said received system reference clock signal; and a plurality of slave gate array circuits, each having slave control loops, each of said plurality of slave array circuits being connected to receive said reference clock signal from said master control loop by means of a delay path connected between each of said plurality of slave gate array circuits and said master gate array circuit such that each of said slave gate array circuits is clocked on the same clock edge of said reference clock signal.
References Cited (Backward Citations)
US3600699A
Cited
US3806879A
Cited
US4239982A
Cited
US4282493A
Cited
US4500851A
Cited
US4779008A
Cited
US4691126A
Cited
US4651103A
Cited
US4868522A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-06-23 | 1995-12-23 | 1996-06-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-06-23 | 1999-12-23 | 2000-06-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-06-23 | 2003-12-23 | 2004-06-23 | $7700.00 | Window Closed / Lapsed |