US5122649A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Solid-state imaging device having a predetermined impurity layer embedded between two adjacent sets of switching transistors
Assignee: Fujifilm Holdings Corp
•
Filing: 1990-12-05
•
Granted: 1992-06-16
•
Expires: 2010-12-05
Abstract
Abstract A MOS-type solid-state imaging device is disclosed capable of high speed scanning. The imaging device includes a plurality of photodiodes arranged in a matrix form, a vertical scanning circuit, a horizontal scanning circuit, a first group of switching transistors and a second switching transistors. The imaging device enables multiple pixel signals to be simultaneously outputted without adversely effecting adjacent pixel signals during a scanning operations. A separating layer formed of an impurity layer held at a predetermined potential is embedded at least between two adjacent switching transistors, thereby separating the capacitive coupling between the two adjacent sets of switching transistors.
Inventors
- 👤 Jin Murayama
- 👤 Jun Fukazawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 02:49
CPC Classifications
H; H10; H10F; H10F39/00; H10F39/10; H10F39/12; H10F39/18; H04; H04N; H04N25/00; H04N25/70; H04N25/76; H04N25/766
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
299 words
A solid-state imaging device comprising: a light receiving region; a plurality of photodiodes arranged in rows and columns in a matrix form in said light receiving region; a group of vertical scanning lines disposed in correspondence with each row of said photodiodes; a vertical scanning circuit for applying a vertical scanning signal to each vertical scanning line at a first predetermined period; a horizontal scanning circuit for applying a horizontal scanning signal at a second predetermined period; a group of signal read lines disposed in correspondence with each column of said photodiodes; a terminal connected to each of said signal read lines; a first group of switching transistors for transmitting pixel signals of said photodiodes to said group of signal read lines respectively by said vertical scanning signal; and a second group of switching transistors, disposed at said terminal of each signal read line, for transmitting pixel signals to an output line by causing said second group of switching transistors to sequentially conduct and not conduct in synchronism with said horizontal scanning signal to perform a horizontal scanning operation, said output line being arranged in a plurality, each of said second group of switching transistors being connected to each of said plurality of output lines, said second group of switching transistors being divided into sets of plural switching transistors, said sets corresponding to outputs of said horizontal scanning circuit in a one-to-one relationship, causing said plural switching transistors within a set to be operated simultaneously by a horizontal scanning signal corresponding to a set so that said horizontal scanning operation is performed by said set of pixel signals; and a separating layer formed of an impurity layer, said separating layer being held at a predetermined potential and being embedded at least between two adjacent sets of said switching transistors.
Claim 2
Dependent Claim
299 words
A solid-state imaging device comprising: a light receiving region; a plurality of photodiodes arranged in rows and columns in a matrix form in said light receiving region; a group of vertical scanning lines disposed in correspondence with each row of said photodiodes; a vertical scanning circuit for applying a vertical scanning signal to each vertical scanning line at a first predetermined period; a horizontal scanning circuit for applying a horizontal scanning signal at a second predetermined period; a group of signal read lines disposed in correspondence with each column of said photodiodes; a terminal connected to each of said signal read lines; a first group of switching transistors for transmitting pixel signals of said photodiodes to said group of signal read lines respectively by said vertical scanning signal; and a second group of switching transistors, disposed at said terminal of each signal read line, for transmitting pixel signals to an output line by causing said second group of switching transistors to sequentially conduct and not conduct in synchronism with said horizontal scanning signal to perform a horizontal scanning operation, said output line being arranged in a plurality, each of said second group of switching transistors being connected to each of said plurality of output lines, said second group of switching transistors being divided into sets of plural switching transistors, said sets corresponding to outputs of said horizontal scanning circuit in a one-to-one relationship, causing said plural switching transistors within a set to be operated simultaneously by a horizontal scanning signal corresponding to a set so that said horizontal scanning operation is performed by said set of pixel signals; and a separating layer formed of an impurity layer, said separating layer being held at a predetermined potential and being embedded at least between two adjacent sets of said switching transistors.
Claim 3
Dependent Claim
38 words
The solid-state imaging device according to claim 1, wherein said second group of switching transistors are each formed by laminating said corresponding output of said horizontal scanning circuit on an upper surface extending between two adjacent impurity layers.
Claim 4
Dependent Claim
28 words
The solid-state imaging device according to claim 1, wherein said impurity layer is formed of an n + -type material in a p-type well of a semiconductor substrate.
Claim 5
Dependent Claim
38 words
The solid-state imaging device according to claim 1, wherein said horizontal scanning line is formed of a polysilicon layer extending from a bit output of said horizontal scanning circuit on the upper surface extending between the impurity layers.
Claim 6
Dependent Claim
18 words
The solid-state imaging device according to claim 1, wherein said output lines are formed of an aluminum layer.
Claim 7
Dependent Claim
18 words
The solid-state imaging device according to claim 1, said predetermined potential is a constant value greater than zero.
Claim 8
Dependent Claim
37 words
The solid-state imaging device according to claim 1, wherein said second switching transistor further comprises a drain region, said drain region being embedded while separated at a predetermined interval from the terminals of said signal read lines.
Claim 9
Dependent Claim
20 words
The solid-state imaging device according to claim 1, wherein said second group of switching transistor is of an N-channel MOS-type.
Claim 10
Dependent Claim
19 words
The solid-state imaging device according to claim 1, wherein said set of switching transistors consists of four switching transistors.
Claim 11
Dependent Claim
119 words
A solid-state imaging device for performing a horizontal scanning operation, comprising: a horizontal scanning circuit for generating a plurality of horizontal scanning signals at a first predetermined period; a group of signal read lines; a group of output lines; light receiving means for converting light into a plurality of pixel signals; a vertical scanning circuit for generating a plurality of vertical scanning signals at a second predetermined period; first switching means responsive to said vertical scanning signals for transmitting said pixel signals to said group of signal read lines; and second switching means for sequentially transmitting said pixel signal from said group of signal read lines to said group of output lines in synchronism with said horizontal scanning signals.
Claim 12
Dependent Claim
119 words
A solid-state imaging device for performing a horizontal scanning operation, comprising: a horizontal scanning circuit for generating a plurality of horizontal scanning signals at a first predetermined period; a group of signal read lines; a group of output lines; light receiving means for converting light into a plurality of pixel signals; a vertical scanning circuit for generating a plurality of vertical scanning signals at a second predetermined period; first switching means responsive to said vertical scanning signals for transmitting said pixel signals to said group of signal read lines; and second switching means for sequentially transmitting said pixel signal from said group of signal read lines to said group of output lines in synchronism with said horizontal scanning signals.
Claim 13
Dependent Claim
284 words
A solid-state imaging device comprising: a plurality of photodiodes arranged in an array of rows and columns for generating pixel signals; a group of vertical scanning lines arranged in rows in a one-to-one relationship with said rows of said photodiodes; a vertical scanning circuit for sequentially applying a predetermined voltage to said vertical scanning lines at a first predetermined period; a group of signal read lines arranged in columns in a one-to-one relationship with said columns of said photodiodes; a horizontal scanning circuit for sequentially applying a predetermined voltage to said signal read lines at a second predetermined period; a first plurality of switching transistors arranged in columns and rows in a one-to-one relationship with said photodiodes, each row of switching transistors being turned on or off in accordance with the voltage level of a corresponding one of said vertical scanning lines; a second plurality of switching transistors arranged in a single row and divided into a plurality of sets, each of said second plurality of switching transistors corresponding to a different column of said photodiodes, the transistors of each of said sets being simultaneously turned on or off in accordance with the voltage level of a corresponding one of said signal read lines; and a set of output lines, each of said output lines being connected to a respective one of said transistors within each of said sets of said second plurality of switching transistors; wherein simultaneously turning on one of said rows of said first plurality of switching transistors and one set of said second plurality of switching transistors causes a set of pixel signals equal in number to the number of said output lines to be outputted to said output lines.
Claim 14
Dependent Claim
284 words
A solid-state imaging device comprising: a plurality of photodiodes arranged in an array of rows and columns for generating pixel signals; a group of vertical scanning lines arranged in rows in a one-to-one relationship with said rows of said photodiodes; a vertical scanning circuit for sequentially applying a predetermined voltage to said vertical scanning lines at a first predetermined period; a group of signal read lines arranged in columns in a one-to-one relationship with said columns of said photodiodes; a horizontal scanning circuit for sequentially applying a predetermined voltage to said signal read lines at a second predetermined period; a first plurality of switching transistors arranged in columns and rows in a one-to-one relationship with said photodiodes, each row of switching transistors being turned on or off in accordance with the voltage level of a corresponding one of said vertical scanning lines; a second plurality of switching transistors arranged in a single row and divided into a plurality of sets, each of said second plurality of switching transistors corresponding to a different column of said photodiodes, the transistors of each of said sets being simultaneously turned on or off in accordance with the voltage level of a corresponding one of said signal read lines; and a set of output lines, each of said output lines being connected to a respective one of said transistors within each of said sets of said second plurality of switching transistors; wherein simultaneously turning on one of said rows of said first plurality of switching transistors and one set of said second plurality of switching transistors causes a set of pixel signals equal in number to the number of said output lines to be outputted to said output lines.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-06-16 | 1995-12-16 | 1996-06-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-06-16 | 1999-12-16 | 2000-06-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-06-16 | 2003-12-16 | 2004-06-16 | $7700.00 | Window Closed / Lapsed |