US5121189A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and method of manufacturing the same
Assignee: Mitsubishi Electric Corp
•
Filing: 1990-10-30
•
Granted: 1992-06-09
•
Expires: 2010-10-30
Abstract
Abstract A flat-pack type semiconductor device has an anode buffer plate (50) on a semiconductor element (1). The anode buffer plate consists of a central position (51) and a plurality of arms (61, 63) extending therefrom. Each of the arms has a straight portion (61a) placed on a guide ring (70) and a hooked-portion (61b) inserted in the gap (73) between the guide ring and an insulating cylinder (10).
Inventors
- 👤 Kazuhiko Niwayama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 16:48
CPC Classifications
H; H10; H10W; H10W76/00; H10W76/10; H10W76/12; H10W76/13; H10W76/138
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
202 words
A semiconductor device comprising: a semiconductor element which comprises: a semiconductor substrate having top and bottom major surfaces; a first electrode provided on said top major surface; and a second electrode provided on said bottom major surface; an electrode buffer plate which is provided on and is in contact with said first electrode, wherein said electrode buffer plate buffers a thermal stress caused when a current flows through said semiconductor substrate; a first electrode conductor which is provided on and is in contact with said electrode buffer plate; a second electrode conductor which is provided on and is electrically connected to said second electrode; a guide ring into which said semiconductor element is inserted and which restricts a position of said semiconductor element; and an insulating cylinder into which said guide ring is inserted and which is connected to said first and second electrode conductors; wherein said electrode buffer plate comprises: a central portion having a diameter adapted to an inner diameter of said guide ring, wherein said central portion is larger than a diameter of said semiconductor substrate; and at least one arm which extends from said central portion to a vicinity of an inner wall surface of said insulating cylinder.
Claim 2
Dependent Claim
202 words
A semiconductor device comprising: a semiconductor element which comprises: a semiconductor substrate having top and bottom major surfaces; a first electrode provided on said top major surface; and a second electrode provided on said bottom major surface; an electrode buffer plate which is provided on and is in contact with said first electrode, wherein said electrode buffer plate buffers a thermal stress caused when a current flows through said semiconductor substrate; a first electrode conductor which is provided on and is in contact with said electrode buffer plate; a second electrode conductor which is provided on and is electrically connected to said second electrode; a guide ring into which said semiconductor element is inserted and which restricts a position of said semiconductor element; and an insulating cylinder into which said guide ring is inserted and which is connected to said first and second electrode conductors; wherein said electrode buffer plate comprises: a central portion having a diameter adapted to an inner diameter of said guide ring, wherein said central portion is larger than a diameter of said semiconductor substrate; and at least one arm which extends from said central portion to a vicinity of an inner wall surface of said insulating cylinder.
Claim 3
Dependent Claim
87 words
The semiconductor device of claim 1, wherein said guide ring comprises: an inner surface which is in contact with said semiconductor element; an outer surface surrounding said inner wall surface of said insulating cylinder; a top end surface connecting said inner surface and said outer surface of said guide ring with each other; and a bottom end surface connecting said inner surface and said outer surface of said guide ring with each other; and said arm is located on said top end surface of said guide ring.
Claim 4
Dependent Claim
86 words
The semiconductor device of claim 2, wherein said top end surface of said guide ring comprises a flat portion surrounding a top opening of said guide ring; and a convex portion projected from said flat portion and surrounding said top opening of said guide ring, wherein said flat portion is located at an outer surface side of said guide ring and said convex portion is located at an inner surface side of said guide ring; and said arm crosses said convex portion and said flat portion.
Claim 5
Dependent Claim
45 words
The semiconductor device of claim 3, wherein said top end surface of said guide ring further comprises: a notch formed across said convex portion; and said arm has: a first portion which is connected to said central portion and which is received in said notch.
Claim 6
Dependent Claim
42 words
The semiconductor device of claim 4, wherein said top end surface of said guide ring further comprises a channel formed across said flat portion and aligned with said notch; and said first portion of said arm is received also in said channel.
Claim 7
Dependent Claim
48 words
The semiconductor device of claim 5, wherein a gap is provided in an interface between said guide ring and said insulating cylinder, wherein said gap is linked to said channel; and said arm further comprises: a second portion extending from said first portion and inserted into said gap.
Claim 8
Dependent Claim
26 words
The semiconductor device of claim 6, wherein said outer surface of said guide ring comprises a recess linked to said channel, which serves as said gap.
Claim 9
Dependent Claim
20 words
The semiconductor device of claim 7, wherein said first and second portions of said arm engage with said guide ring.
Claim 10
Dependent Claim
23 words
The semiconductor device of claim 3, wherein said arm comprises: a bride portion extending from said central portion and straddling said convex portion.
Claim 11
Dependent Claim
30 words
The semiconductor device of claim 9, wherein said arm further comprises: a straight portion extending from said bridge portion and placed on said flat portion of said top end surface.
Claim 12
Dependent Claim
36 words
The semiconductor device of claim 1, wherein said electrode buffer plate comprises a plurality of arms each of which extends from said central portion to a vicinity of said inner wall surface of said insulating cylinder.
Claim 13
Dependent Claim
23 words
The semiconductor device of claim 11, wherein said plurality of arms are arranged along a circumference of said central portion with same intervals.
Claim 14
Dependent Claim
85 words
In a semiconductor device having a semiconductor substrate on which an electrode plate and an electrode conductor are placed, a plate member inserted between said electrode plate and said electrode conductor for buffering thermal stress caused between said electrode plate and said electrode conductor when a current flows through said semiconductor substrate, said plate member, comprising: a central portion having a shape of a disk; and a plurality of arms extending from a circumference of said central portion in a radial direction of said disk.
Claim 15
Dependent Claim
85 words
In a semiconductor device having a semiconductor substrate on which an electrode plate and an electrode conductor are placed, a plate member inserted between said electrode plate and said electrode conductor for buffering thermal stress caused between said electrode plate and said electrode conductor when a current flows through said semiconductor substrate, said plate member, comprising: a central portion having a shape of a disk; and a plurality of arms extending from a circumference of said central portion in a radial direction of said disk.
Claim 16
Dependent Claim
19 words
The plate member of claim 13, wherein said plurality of arms are arranged along said circumference with same intervals.
Claim 17
Dependent Claim
48 words
The plate member of claim 14, wherein each of said plurality of arms comprises: a first portion extending from said circumference in said radial direction; and a second portion connected to said first portion and hooked toward a direction perpendicular to a disk plane of said central portion.
Claim 18
Dependent Claim
124 words
A guide ring employable in a semiconductor device for restricting the position of a semiconductor element inserted in said guide ring, comprising: an inner surface; an outer wall surface surrounding said inner surface; a bottom end surface connecting said inner and outer surfaces with each other; a top end surface connecting said inner and outer surfaces with each other and having; a flat portion surrounding a top opening of said guide ring; and a convex portion projected from said flat portion and surrounding said top opening; wherein said flat portion is located at an outer surface side of said guide ring; said convex portion is located at an inner surface side of said guide ring; and a notch is formed across said convex portion.
Claim 19
Dependent Claim
124 words
A guide ring employable in a semiconductor device for restricting the position of a semiconductor element inserted in said guide ring, comprising: an inner surface; an outer wall surface surrounding said inner surface; a bottom end surface connecting said inner and outer surfaces with each other; a top end surface connecting said inner and outer surfaces with each other and having; a flat portion surrounding a top opening of said guide ring; and a convex portion projected from said flat portion and surrounding said top opening; wherein said flat portion is located at an outer surface side of said guide ring; said convex portion is located at an inner surface side of said guide ring; and a notch is formed across said convex portion.
Claim 20
Dependent Claim
19 words
The guide ring of claim 16, wherein a channel aligned with said notch is formed across said flat portion.
Claim 21
Dependent Claim
20 words
The guide ring of claim 17, wherein a recess linked to said channel is formed on said outer wall surface.
References Cited (Backward Citations)
US3581160A
Cited
US4099201A
Cited
US4426659A
Cited
DE3006023A1
Cited
DE2936780A1
Cited
EP0124705A1
Cited
GB2162366A
Cited
JPS61136238A
Cited
JPS61260642A
Cited
US4918514A
Cited
US4958215A
Cited
US4956696A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-06-09 | 1995-12-09 | 1996-06-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-06-09 | 1999-12-09 | 2000-06-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-06-09 | 2003-12-09 | 2004-06-09 | $7700.00 | Window Closed / Lapsed |