US5121000A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Edge-rate feedback CMOS output buffer circuits
Assignee: Advanced Micro Devices Inc
•
Filing: 1991-03-07
•
Granted: 1992-06-09
•
Expires: 2011-03-07
Abstract
Abstract A CMOS output buffer circuit for providing an output signal at an output terminal which has a significant reduction in ground bounce over processing and power supply variations includes an output driver stage (12), a pull-up pre-driver circuit (14), a pull-down pre-diver circuit (16), and feedback means. The output driver stage is formed of a pull-up transistor (P1) and a pull-down transistor (N1). The feedback means is responsive to the output signal for controlling the rate of rise of the voltage at the gate electrode of the pull-down transistor so as to slow down its turn-on time when the output terminal is making a high-to-low transition, thereby significantly reducing the ground bounce. The feedback means is preferably formed of a capacitor (C2) having a first plate connected to the output terminal and a second plate coupled to the gate electrode of the pull-down transistor.
Inventors
- 👤 Kianoosh Naghshineh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 04:51
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
474 words
A CMOS output buffer circuit for providing an output signal at an output terminal which has a significant reduction in ground bounce over processing and power supply variations, comprising: output driver stage means (12) formed of a pull-up transistor (P1) and a pull-down transistor (N1), said pull-up transistor (P1) having one of its main electrodes connected to a power supply potential node and its other one of its main electrodes connected to the output terminal, said pull-down transistor (N1) having one of its main electrodes connected to the output terminal and its other one of its main electrodes connected to ground potential node; said pull-up transistor (P1) having its gate electrode connected to receive a first control signal for generating a transition from a low logic level to a high logic level at the output terminal; said pull-down transistor (N1) having its gate electrode connected to receive a second control signal for generating a transition from the high logic level to the low logic level at the output terminal; pull-up pre-driver means (14) formed of an inverter (40) and a NAND logic gate (42) and being responsive to a data input signal and an enable signal for generating said first control signal; said inverter (40) having its input coupled to receive the enable signal and its output connected to a first input of said NAND gate (42), said NAND gate (42) having a second input coupled to receive the data input signal and its output connected to the gate electrode of said pull-up transistor (N1); pull-down pre-driver means (16) formed of a NOR logic gate (44) and being responsive to the data input signal and the enable signal for generating said second control signal; said NOR gate (44) having a first input coupled to receive the data input signal, a second input connected to receive the enable signal, and an output coupled to the gate electrode of said pull-down transistor (N1); first feedback means responsive to the output signal for controlling the rate of rise of the voltage at the gate electrode of said pull-down transistor (N1) so as to slow down its turn-on time when the output terminal is making the high-to-low transition thereby significantly reducing the ground bounce; said first feedback means including a capacitor (C2) having a first plate connected to the output terminal and a second plate coupled to the gate electrode of said pull-down transistor (N1), said capacitor (C2) being formed of an N-channel MOS transistor (N3) having its drain and source electrodes connected together to define the first plate and its gate electrode defining the second plate; and said first feedback means further including transistor means (T3) interconnected between the output of said NOR gate (44) and the gate electrode of said pull-down transistor (N1) and being responsive to the output signal for interrupting said second control signal.
Claim 2
Dependent Claim
474 words
A CMOS output buffer circuit for providing an output signal at an output terminal which has a significant reduction in ground bounce over processing and power supply variations, comprising: output driver stage means (12) formed of a pull-up transistor (P1) and a pull-down transistor (N1), said pull-up transistor (P1) having one of its main electrodes connected to a power supply potential node and its other one of its main electrodes connected to the output terminal, said pull-down transistor (N1) having one of its main electrodes connected to the output terminal and its other one of its main electrodes connected to ground potential node; said pull-up transistor (P1) having its gate electrode connected to receive a first control signal for generating a transition from a low logic level to a high logic level at the output terminal; said pull-down transistor (N1) having its gate electrode connected to receive a second control signal for generating a transition from the high logic level to the low logic level at the output terminal; pull-up pre-driver means (14) formed of an inverter (40) and a NAND logic gate (42) and being responsive to a data input signal and an enable signal for generating said first control signal; said inverter (40) having its input coupled to receive the enable signal and its output connected to a first input of said NAND gate (42), said NAND gate (42) having a second input coupled to receive the data input signal and its output connected to the gate electrode of said pull-up transistor (N1); pull-down pre-driver means (16) formed of a NOR logic gate (44) and being responsive to the data input signal and the enable signal for generating said second control signal; said NOR gate (44) having a first input coupled to receive the data input signal, a second input connected to receive the enable signal, and an output coupled to the gate electrode of said pull-down transistor (N1); first feedback means responsive to the output signal for controlling the rate of rise of the voltage at the gate electrode of said pull-down transistor (N1) so as to slow down its turn-on time when the output terminal is making the high-to-low transition thereby significantly reducing the ground bounce; said first feedback means including a capacitor (C2) having a first plate connected to the output terminal and a second plate coupled to the gate electrode of said pull-down transistor (N1), said capacitor (C2) being formed of an N-channel MOS transistor (N3) having its drain and source electrodes connected together to define the first plate and its gate electrode defining the second plate; and said first feedback means further including transistor means (T3) interconnected between the output of said NOR gate (44) and the gate electrode of said pull-down transistor (N1) and being responsive to the output signal for interrupting said second control signal.
Claim 3
Dependent Claim
20 words
A CMOS output buffer circuit as claimed in claim 1, wherein said pull-up transistor (P1) is a P-channel MOS transistor.
Claim 4
Dependent Claim
20 words
A CMOS output buffer circuit as claimed in claim 2, wherein said pull-down transistor (N1) is an N-channel MOS transistor.
Claim 5
Dependent Claim
65 words
A CMOS output buffer circuit as claimed in claim 1, further comprising second feedback means responsive to the output signal for controlling the rate of rise of the voltage at the gate electrode of said pull-up transistor (P1) so as to slow down its turn-on time when the output terminal is making the low-to-high transition so as to suppress the power supply line voltage spikes.
Claim 6
Dependent Claim
44 words
A CMOS output buffer circuit as claimed in claim 4, wherein said second feedback means is comprised of a capacitor (C1) having a first plate connected to the output terminal and a second plate coupled to the gate electrode of said pull-up transistor (P1).
Claim 7
Dependent Claim
43 words
A CMOS output buffer circuit as claimed in claim 5, wherein said capacitor (C1) is comprised of an N-channel MOS transistor (N2) having its drain and source electrodes connected together to define the first plate and its gate electrode defining the second plate.
Claim 8
Dependent Claim
268 words
A CMOS output buffer circuit for providing an output signal at an output terminal which has a significant reduction in ground bounce over processing and power supply variations, comprising: pull-up transistor means (P1) responsive to a first control signal for generating a transition from a low logical level to a high logic level at the output terminal; pull-up pre-driver means (14) being responsive to a data input signal and an enable signal for generating said first control signal; pull-down transistor means (N1) being responsive to a second control signal for generating a transition from the high logic level to the low logic level at the output terminal; pull-down pre-driver means (16) being responsive to the data input signal and the enable signal for generating said second control signal; feedback means responsive to a voltage representative of the output signal for controlling the rate of rise of said second control signal so as to slow down the turn-on time of said pull-down transistor means when the output terminal is making the high-to-low transition thereby significantly reducing the ground bounce; and said feedback means including a first inverter (71), a second inverter (72) and a capacitor (C4), said first inverter (71) having its input being responsive to the second control signal and its output connected to the input of said second inverter (72), said second inverter (72) having its output connected to the gate electrode of said pull-down transistor (N1), said capacitor (C4) having a first plate connected to the input of said second inverter (72) and a second plate connected to the gate electrode of said pull-down transistor (N1).
Claim 9
Dependent Claim
268 words
A CMOS output buffer circuit for providing an output signal at an output terminal which has a significant reduction in ground bounce over processing and power supply variations, comprising: pull-up transistor means (P1) responsive to a first control signal for generating a transition from a low logical level to a high logic level at the output terminal; pull-up pre-driver means (14) being responsive to a data input signal and an enable signal for generating said first control signal; pull-down transistor means (N1) being responsive to a second control signal for generating a transition from the high logic level to the low logic level at the output terminal; pull-down pre-driver means (16) being responsive to the data input signal and the enable signal for generating said second control signal; feedback means responsive to a voltage representative of the output signal for controlling the rate of rise of said second control signal so as to slow down the turn-on time of said pull-down transistor means when the output terminal is making the high-to-low transition thereby significantly reducing the ground bounce; and said feedback means including a first inverter (71), a second inverter (72) and a capacitor (C4), said first inverter (71) having its input being responsive to the second control signal and its output connected to the input of said second inverter (72), said second inverter (72) having its output connected to the gate electrode of said pull-down transistor (N1), said capacitor (C4) having a first plate connected to the input of said second inverter (72) and a second plate connected to the gate electrode of said pull-down transistor (N1).
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-06-09 | 1995-12-09 | 1996-06-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-06-09 | 1999-12-09 | 2000-06-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-06-09 | 2003-12-09 | 2004-06-09 | $7700.00 | Window Closed / Lapsed |