US5111072A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Sample-and-hold switch with low on resistance and reduced charge injection
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1990-08-29
•
Granted: 1992-05-05
•
Expires: 2010-08-29
Abstract
Abstract An improved sample-and-hold circuit includes a first MOSFET transmission gate connected between an analog input voltage and a storage capacitor. The first transmission gate is constructed to have low on resistance and operates for a predetermined period of time to rapidly charge the capacitor to input voltage. A second, smaller MOSFET transmission gate having reduced charge injection characteristics is connected in parallel with the first gate. The second gate is turned on coincidentally with the first gate but remains on for a short period of time after the first gate has been switched off.
Inventors
- 👤 Durbin L. Seidel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:25
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/02; G11C27/024; H; H03; H03K; H03K17/00; H03K17/16; H03K17/161; H03K17/162; H03K17/163; H03K17/164; H03K17/51; H03K17/56; H03K17/687; H03K17/6871; H03K17/6872; H03K17/6874
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
128 words
A sample-and-hold circuit comprising: an input terminal for receiving an analog voltage signal; storage means for storing a charge representative of said analog voltage; a first MOS switch connected between said input terminal and said storage means for selectively providing a current path between said input terminal and said storage means for a first predetermined period of time so as to supply charge to said storage means, said first switch having a low on- r resistance; and a second MOS switch connected between said input terminal and said storage means for selectively providing a current path between said input terminal and said storage means for a second predetermined period of time so as to supply charge to said storage means, said second switch having low charge injection characteristics.
Claim 2
Dependent Claim
128 words
A sample-and-hold circuit comprising: an input terminal for receiving an analog voltage signal; storage means for storing a charge representative of said analog voltage; a first MOS switch connected between said input terminal and said storage means for selectively providing a current path between said input terminal and said storage means for a first predetermined period of time so as to supply charge to said storage means, said first switch having a low on- r resistance; and a second MOS switch connected between said input terminal and said storage means for selectively providing a current path between said input terminal and said storage means for a second predetermined period of time so as to supply charge to said storage means, said second switch having low charge injection characteristics.
Claim 3
Dependent Claim
27 words
The sample-and-hold circuit according to claim 1, wherein a portion of said second predetermined period of time follows the conclusion of said first predetermined period of time.
Claim 4
Dependent Claim
18 words
The sample-and-hold circuit according to claim 2, wherein said first and second predetermined periods of time begin concurrently.
Claim 5
Dependent Claim
22 words
The sample-and-hold circuit according to claim 2, wherein said first and second MOS switches comprise first and second MOSFET transmission gates, respectively.
Claim 6
Dependent Claim
66 words
The sample-and-hold circuit according to claim 4, wherein: said first MOSFET transmission gate includes parallel-connected PMOS and NMOS field effect transistors each having a large channel width-to-length ratio; and said second MOSFET transmission gate includes parallel-connected PMOS and NMOS field effect transistors each having a small channel width-to-length ratio, said second transmission gate transistors each having a smaller channel width than said first transmission gate transistors.
Claim 7
Dependent Claim
58 words
The sample-and-hold circuit according to claim 5, wherein: said sample-and-hold circuit is implemented as an integrated circuit; said second transmission gate transistors each have a channel width of 5.2 microns and a channel length of 3.5 microns; and said first transmission gate transistors each have a channel width of 13.2 microns and a channel length of 2.5 microns.
Claim 8
Dependent Claim
38 words
The sample-and-hold circuit according to claim 6, wherein: said first predetermined period of time is one hundred nanoseconds; and said second period of time begins concurrently with said first period of time and is one hundred ten nanoseconds.
Claim 9
Dependent Claim
15 words
The sample-and-hold circuit according to claim 4, wherein said charge storage means comprises a capacitor.
Claim 10
Dependent Claim
54 words
A sample-and-hold method comprising the steps of: charging or discharging a capacitor by an analog voltage signal along a low resistance signal path for a first predetermined period of time; and charging or discharging said capacitor by said analog voltage signal along a low charge injection path for a second predetermined period of time.
Claim 11
Dependent Claim
54 words
A sample-and-hold method comprising the steps of: charging or discharging a capacitor by an analog voltage signal along a low resistance signal path for a first predetermined period of time; and charging or discharging said capacitor by said analog voltage signal along a low charge injection path for a second predetermined period of time.
Claim 12
Dependent Claim
27 words
The sample-and-hold method according to claim 9, wherein a portion of said second predetermined period of time follows the conclusion of said first predetermined period of time.
Claim 13
Dependent Claim
18 words
The sample-and-hold method according to claim 10, wherein said first and second predetermined periods of time begin concurrently.
References Cited (Backward Citations)
US4308468A
Cited
US4410855A
Cited
US4439693A
Cited
US4473761A
Cited
US4559457A
Cited
US4611135A
Cited
US4585956A
Cited
US4651037A
Cited
US4683386A
Cited
US4570080A
Cited
US4584559A
Cited
US4823027A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-05-05 | 1995-11-04 | 1996-05-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-05-05 | 1999-11-04 | 2000-05-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-05-05 | 2003-11-04 | 2004-05-05 | $7700.00 | Window Closed / Lapsed |