← Back to Patent Explorer
US5109359A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of controlling a semiconductor integrated circuit

Assignee: Hitachi Microcomputer System Ltd
•
Filing: 1990-02-27
•
Granted: 1992-04-28
•
Expires: 2010-02-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a one-chip microcomputer, an electrically programmable read only memory (EPROM) is formed together with a read only memory (ROM) and random access memory (RAM) on one semiconductor substrate. Data such as fixed data necessary in the microcomputer can be changed by the use of the EPROM. In case data are to be written in the EPROM, an EPROM writer is used. This EPROM writer outputs write data to the EPROM and checks (or verifies) the data written in the EPROM immediately thereafter. If any error is detected, the subsequent data write is interrupted. In order to inhibit the unnecessary operation interruption in case the address designated by the EPROM writer comes out of the range of the EPROM, the checking (or verifying) data signal to be fed from the one-chip microcomputer to the EPROM writer is forcibly set at a level which indicates satisfactory operation of the EPROM.

Inventors

  • 👤 Yasuhiro Sakakibara
  • 👤 Isamu Kobayashi
  • 👤 Yoshinori Suzuki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 10:16
CPC Classifications
G; G11; G11C; G11C17/00; G06; G06F; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0684

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 201 words
A method of controlling a semiconductor integrated circuit device including a first line to which an address signal is to be applied, an electrically programmable read only memory to which said address signal is to be applied through said first line wherein said electrically programmable read only memory has a predetermined address space defining a range of addresses assigned to the electrically programmable read only memory, and an external terminal coupled to said electrically programmable read only memory to which data to be read out from said electrically programmable read only memory and data to be fed to said electrically programmable read only memory are to be applied, comprising: discriminating whether or not said address signal is within the address space of said electrically programmable read only memory; and setting the data to be outputted to said external terminal at a predetermined level indicating satisfactory operation of said electrically programmable read only memory when said address signal designates an address other than those within the address space of said electrically programmable read only memory to prevent an improper indication of error in the electrically programmable read only memory when it is addressed with an address signal not within its address space.
Claim 2
Independent Claim 201 words
A method of controlling a semiconductor integrated circuit device including a first line to which an address signal is to be applied, an electrically programmable read only memory to which said address signal is to be applied through said first line wherein said electrically programmable read only memory has a predetermined address space defining a range of addresses assigned to the electrically programmable read only memory, and an external terminal coupled to said electrically programmable read only memory to which data to be read out from said electrically programmable read only memory and data to be fed to said electrically programmable read only memory are to be applied, comprising: discriminating whether or not said address signal is within the address space of said electrically programmable read only memory; and setting the data to be outputted to said external terminal at a predetermined level indicating satisfactory operation of said electrically programmable read only memory when said address signal designates an address other than those within the address space of said electrically programmable read only memory to prevent an improper indication of error in the electrically programmable read only memory when it is addressed with an address signal not within its address space.
Claim 3
Dependent Claim 64 words
The method of controlling a semiconductor integrated circuit device according to claim 1, wherein the semiconductor circuit further includes an input/output circuit having its input and output terminals coupled to said external terminal, and wherein said method further comprises outputting a control signal for setting the data, which is to be outputted from said input/output circuit to said external terminal, at said predetermined level.
Claim 4
Dependent Claim 81 words
The method of controlling a semiconductor integrated circuit device according to claim 2, further comprising receiving a write-controlling a signal at a write-controlling external terminal for controlling the write-in of data to said electrically programmable read only memory, detecting a voltage level which is provided at said write-controlling external terminal for providing an output signal indicative of the detected voltage level, and responding to the output signal to output control signals to be fed to said electrically programmable read only memory.
Claim 5
Dependent Claim 76 words
The method of controlling a semiconductor integrated circuit device according to claim 2, wherein said electrically programmable read only memory is coupled to a write unit, and wherein said method further comprises setting the predetermined level of the signal to be outputted to said external terminal at a level equal to a level set in said write unit for said electrically programmable read only memory to indicate satisfactory operation of said electrically programmable read only memory.
Claim 6
Dependent Claim 210 words
In an integrated microcomputer including a microprocessor, an electrically programmable read only memory which is coupled to the microprocessor and which is to store data constituting a program that is executed by the microprocessor and which is accessed by either the microprocessor or from outside of the integrated microcomputer, wherein the electrically programmable read only memory has a predetermined address space defining a range of addresses assigned thereto, a method of programming the data into the electrically programmable read only memory comprising the steps of: applying an address signal from the outside of the integrated microcomputer to the integrated microcomputer; applying data from the outside of the integrated microcomputer to the integrated microcomputer; discriminating whether or not an address designated by the address signal is within the predetermined address space; writing the data into the electrically programmable read only memory and subsequently reading out data written into the address of the electrically programmable read only memory designated by the address signal if the address designated by the address signal is within the predetermined address space; and providing a data signal having a predetermined level to the outside of the integrated microcomputer from the integrated microcomputer if the address designated by the address signal is not within the predetermined address space.
Claim 7
Dependent Claim 210 words
In an integrated microcomputer including a microprocessor, an electrically programmable read only memory which is coupled to the microprocessor and which is to store data constituting a program that is executed by the microprocessor and which is accessed by either the microprocessor or from outside of the integrated microcomputer, wherein the electrically programmable read only memory has a predetermined address space defining a range of addresses assigned thereto, a method of programming the data into the electrically programmable read only memory comprising the steps of: applying an address signal from the outside of the integrated microcomputer to the integrated microcomputer; applying data from the outside of the integrated microcomputer to the integrated microcomputer; discriminating whether or not an address designated by the address signal is within the predetermined address space; writing the data into the electrically programmable read only memory and subsequently reading out data written into the address of the electrically programmable read only memory designated by the address signal if the address designated by the address signal is within the predetermined address space; and providing a data signal having a predetermined level to the outside of the integrated microcomputer from the integrated microcomputer if the address designated by the address signal is not within the predetermined address space.
Claim 8
Dependent Claim 67 words
The method according to claim 5, wherein the integrated microcomputer further includes a random access memory having a second predetermined address space defining a range of addresses assigned thereto, and wherein the discriminating step discriminates whether the address designated by the address signal is within the predetermined address space of the electrically programmable read only memory or the second predetermined address space of the random access memory.
Claim 9
Dependent Claim 204 words
In a one-chip microcomputer including an electrically programmable read only memory in which data constituting a program is written and subsequently checked by a write unit provided on the outside of the one-chip microcomputer, and a microprocessor which is coupled to the electrically programmable read only memory and which executes a predetermined data processing operation in accordance with the program stored in the electrically programmable read only memory has a predetermined address space defining a range of addresses assigned thereto, a method of programming the data into the electrically programmable read only memory comprising the steps of: applying an address signal and data from write unit to the one-chip microcomputer; discriminating whether or not an address designated by the address signal is within the predetermined address space; writing the data into the electrically programmable read only memory and subsequently reading out data written into the address of the electrically programmable read only memory designated by the address signal if the address designated by the address signal is within the predetermined address space; and providing a data signal having a predetermined level to the write unit from the one-chip microcomputer if the address designated by the address signal is not within the predetermined address space.
Claim 10
Dependent Claim 204 words
In a one-chip microcomputer including an electrically programmable read only memory in which data constituting a program is written and subsequently checked by a write unit provided on the outside of the one-chip microcomputer, and a microprocessor which is coupled to the electrically programmable read only memory and which executes a predetermined data processing operation in accordance with the program stored in the electrically programmable read only memory has a predetermined address space defining a range of addresses assigned thereto, a method of programming the data into the electrically programmable read only memory comprising the steps of: applying an address signal and data from write unit to the one-chip microcomputer; discriminating whether or not an address designated by the address signal is within the predetermined address space; writing the data into the electrically programmable read only memory and subsequently reading out data written into the address of the electrically programmable read only memory designated by the address signal if the address designated by the address signal is within the predetermined address space; and providing a data signal having a predetermined level to the write unit from the one-chip microcomputer if the address designated by the address signal is not within the predetermined address space.
Claim 11
Dependent Claim 67 words
The method according to claim 7, wherein the one-chip microcomputer further includes a random access memory having a second predetermined address space defining a range of addresses assigned thereto, and wherein the discriminating step discriminates whether the address designated by the address signal is within the predetermined address space of the electrically programmable read only memory or the second predetermined address space of the random access memory.

References Cited (Backward Citations)

US4701886A Cited
US4905140A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-04-28 1995-10-28 1996-04-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-04-28 1999-10-28 2000-04-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-04-28 2003-10-28 2004-04-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag