US5105441A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device for potential-free transmission of data
Assignee: Robert Bosch GmbH
•
Filing: 1988-06-13
•
Granted: 1992-04-14
•
Expires: 2008-06-13
Abstract
Abstract A device for potential-free transmission of dominant and recessive data bits in a bus system operating with bit-by-bit arbitration includes a series connection of a modulator, a galvanic separation circuit, and a demodulator. Data bits to be transmitted are scanned in the modulator at equidistant time intervals and are divided into two intermediate trains of data bits wherein the dominant bits alternate with the recessive bits. The two intermediate trains are applied to two input terminals of a galvanic separating device, and a demodulation is effected on the output side of the separating device.
Inventors
- 👤 Wolfgang Borst
- 👤 Wolfgang Botzenhardt
- 👤 Siegfried Dais
- 👤 Otto Karl
- 👤 Uwe Kiencke
- 👤 Martin Litschel
- 👤 Herbert Lohner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 18:22
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/0266; H04L25/0268
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
135 words
A device for potential-free transmission of data in a bus network with bit-by-bit arbitration operation in response to dominant and recessive bit levels, comprising a series connection of a means for delivering a digital signal to be transmitted, a modulation encoder for scanning dominant levels of said digital signal at equidistant time intervals and delivering two intermediate signals with alternating dominant and recessive single bit levels in the place of scanned portions of said dominant levels; a galvanic separating device for receiving at its inputs said intermediate signals and delivering at its outputs an intermediate output signal which is galvanically separated from the input intermediate signals and free of D.C. components; and a demodulator for converting the intermediate output signal into a demodulated signal which corresponds in shape to said digital signal to be transmitted.
Claim 2
Independent Claim
135 words
A device for potential-free transmission of data in a bus network with bit-by-bit arbitration operation in response to dominant and recessive bit levels, comprising a series connection of a means for delivering a digital signal to be transmitted, a modulation encoder for scanning dominant levels of said digital signal at equidistant time intervals and delivering two intermediate signals with alternating dominant and recessive single bit levels in the place of scanned portions of said dominant levels; a galvanic separating device for receiving at its inputs said intermediate signals and delivering at its outputs an intermediate output signal which is galvanically separated from the input intermediate signals and free of D.C. components; and a demodulator for converting the intermediate output signal into a demodulated signal which corresponds in shape to said digital signal to be transmitted.
Claim 3
Dependent Claim
21 words
A device according to claim 1, characterized in that the decoupling device is a transformer with at least two input connections.
Claim 4
Dependent Claim
34 words
A device as defined in claim 1, further comprising a local coupling network, connected between said modulation encoder and galvanic separating device for receiving intermediate signals from modulation encoder of additional potential-free transmission devices.
Claim 5
Dependent Claim
21 words
A device as defined in claim 1, further comprising driver circuits connected between said modulation encoder and said galvanic separating device.
Claim 6
Dependent Claim
14 words
A device as defined in claim 4, wherein said driver circuits are tri-state drivers.
Claim 7
Dependent Claim
22 words
A device as defined in claim 4, wherein said driver circuits are transistors with open collector outputs connected to said separating device.
Claim 8
Dependent Claim
23 words
A device according to claim 1, characterized in that a multi-path rectifier, particularly a full-wave or bridge rectifier, is provided as a demodulator.
Claim 9
Dependent Claim
25 words
A device according to claim 7, characterized in that a voltage-dependent element, particularly a Zener diode, is arrange on the output side of the rectifier.
Claim 10
Dependent Claim
20 words
A device according to claim 1, characterized in that a transformer with center tapping is used as a decoupling device.
Claim 11
Dependent Claim
18 words
A device according to claim 1, characterized in that a capacitor four-terminal is used as a decoupling device.
Claim 12
Dependent Claim
110 words
A device as defined in claim 1, wherein said modulation encoder comprises a clock signal generator, a D-flip-flop, a T-flip-flop and two AND gates, said digital signal to be transmitted is fed to signal inputs of the two flip-flops, said clock signal generator being connected to clock-inputs of the two flip-flops, one input of the two AND gates being connected to the Q-output of said D-flip-flop, the other input of one of said AND gates being connected to the Q-output of said T-flip-flop, the other input of the other AND gate being connected to the Q-output of said T-flip-flop, and the outputs of respective and gates delivering said intermediate signals.
Claim 13
Dependent Claim
59 words
A device as defined in claim 1, wherein time intervals of the dominant single bit levels of one intermediate signal coincide with time intervals of the recessive single bit levels; and time intervals of the dominant single bit levels of the other intermediate signal coincide with time intervals of the recessive signal bit levels of the one intermediate signal.
Claim 14
Dependent Claim
51 words
A device as defined in claim 12, wherein the intermediate output signal includes a positive voltage during each dominant bit of the one intermediate signal and a negative voltage during each dominant bit of the other intermediate signal, and zero voltage during coincidence of a recessive bit in both intermediate signals.
References Cited (Backward Citations)
US3731002A
Cited
US3875332A
Cited
FR2361780A1
Cited
DE2821812A1
Cited
US4445222A
Cited
US4412141A
Cited
US4881244A
Cited
US4825450A
Cited
US4875223A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-04-14 | 1995-10-14 | 1996-04-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-04-14 | 1999-10-14 | 2000-04-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-04-14 | 2003-10-14 | 2004-04-14 | $7700.00 | Window Closed / Lapsed |