Abstract A system for reducing skew in the parallel transmission of digital data slices is provided. The system includes a transmitter unit comprising a plurality of transmitter memory devices. Control logic provides a strobe signal to each transmitter unit memory device to implement the transfer of a desired number of data characters from the transmitter unit to a receiver unit. Both its associated data slice and the strobe signal are transferred from each transmitter unit memory device to the bus via an associated transmitter unit bus driver. Each data slice and its associated strobe signal are then transferred from the bus to a corresponding receiver unit memory device via a corresponding receiver unit bus receiver device. Each receiver unit memory device includes means for generating a "receiver-full" status signal that indicates that all data slices transferred from the corresponding transmitter unit memory device have been received. These "receiver-full" status signals are monitored and a "transfer-done" status signal is issued when all data slices transferred from the transmitter unit have been received by the receiver unit. Skew within a particular transmission path is compensated for by providing a controlled delay path for the clock signal in each device within that path.
A system for reducing skew in the parallel transmission of a data character that includes a plurality of multi-bit data slices from a transmitter unit to a receiver unit via a parallel data bus that includes a plurality of data paths, the system comprising: (a) a plurality of transmitter unit memory devices, each transmitter unit memory device including at least one storage location for storing a multi-bit data slice; (b) control logic for simultaneously providing a strobe signal to each transmitter unit memory device; (c) a plurality of transmitter unit bus drivers, each one of said transmitter unit bus drivers connected between a corresponding one of the data paths of the parallel data bus and a corresponding one of the transmitter unit memory devices for transferring a multi-bit data slice and the strobe signal from the corresponding transmitter unit memory device to the corresponding data path; whereby the plurality of multi-bit data slices is transferred to the parallel data bus; (d) a plurality of receiver unit memory devices, each receiver unit memory device including at least one storage location for storing a multi-bit data slice; and (e) a plurality of receiver unit bus receivers, each one of said receiver unit bus receivers connected between a corresponding one of the data paths of the parallel data bus and a corresponding receiver unit memory device for transferring a multi-bit data slice and the strobe signal from the corresponding data path to the corresponding receiver unit memory device.
Claim 2
Independent Claim
245 words
A system for reducing skew in the parallel transmission of a data character that includes a plurality of multi-bit data slices from a transmitter unit to a receiver unit via a parallel data bus that includes a plurality of data paths, the system comprising: (a) a plurality of transmitter unit memory devices, each transmitter unit memory device including at least one storage location for storing a multi-bit data slice; (b) control logic for simultaneously providing a strobe signal to each transmitter unit memory device; (c) a plurality of transmitter unit bus drivers, each one of said transmitter unit bus drivers connected between a corresponding one of the data paths of the parallel data bus and a corresponding one of the transmitter unit memory devices for transferring a multi-bit data slice and the strobe signal from the corresponding transmitter unit memory device to the corresponding data path; whereby the plurality of multi-bit data slices is transferred to the parallel data bus; (d) a plurality of receiver unit memory devices, each receiver unit memory device including at least one storage location for storing a multi-bit data slice; and (e) a plurality of receiver unit bus receivers, each one of said receiver unit bus receivers connected between a corresponding one of the data paths of the parallel data bus and a corresponding receiver unit memory device for transferring a multi-bit data slice and the strobe signal from the corresponding data path to the corresponding receiver unit memory device.
Claim 3
Dependent Claim
38 words
A system as in claim 1 and wherein each receiver unit memory device includes means for generating a receiver-full status signal indicating that the multi-bit data slice transferred from the corresponding transmitter unit memory device has been received.
Claim 4
Dependent Claim
51 words
A system as in claim 2 and further including monitoring means connected to each receiver unit memory device for monitoring the receiver-full status signal of each receiver unit memory device and form issuing a transfer-done status signal when each receiver-full status signal indicates that a multi-bit data slice has been received.