Patent US2039336A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5097489A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for incorporating window strobe in a data synchronizer

Assignee: National Semiconductor Corp
•
Filing: 1989-05-19
•
Granted: 1992-03-17
•
Expires: 2009-05-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and structure for performing data synchronization by delaying the input data for substantially one-half of the VCO signal period and then comparing the phase of the delayed input data to the VCO signal. The phase difference is filtered and controls the frequency of the VCO signal to align the VCO signal with the delayed input data. The delayed input data is clocked into a flip-flop on the opposite phase of the VCO signal to produce an output signal. In a preferred embodiment the delay of the input data for phase comparison, and the delay of the input data for the output flip-flop can be independently selected.

Inventors

  • 👤 Patrick A. Tucci

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 08:05
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/089; H03L7/0891; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0337; H04L7/0338; H04L7/0079; H04L7/0087

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 178 words
A data synchronizer for synchronizing input data to a VCO signal, comprising: a VCO with a control input and a VCO output for providing said VCO signal; means for receiving said input data on an input line; a phase comparator with a first input and second input and phase difference output, with said first input coupled to receive a signal from said receiving means, at a delay of substantially one-half of a VCO signal period; said second input coupled through a pulse gate to said VCO output, said pulse gate coupled for activation by said input data on said input line; and said phase difference output coupled through a filter means to said control input of said VCO; a flip-flop, with a data input coupled to receive a signal from said receiving means, and a clock input coupled to clock said data input on opposite phase to said VCO signal; and means for controlling the relative timing between the signal to said first input of said phase comparator and the signal to said data input of said flip-flop.
Claim 2
Dependent Claim 178 words
A data synchronizer for synchronizing input data to a VCO signal, comprising: a VCO with a control input and a VCO output for providing said VCO signal; means for receiving said input data on an input line; a phase comparator with a first input and second input and phase difference output, with said first input coupled to receive a signal from said receiving means, at a delay of substantially one-half of a VCO signal period; said second input coupled through a pulse gate to said VCO output, said pulse gate coupled for activation by said input data on said input line; and said phase difference output coupled through a filter means to said control input of said VCO; a flip-flop, with a data input coupled to receive a signal from said receiving means, and a clock input coupled to clock said data input on opposite phase to said VCO signal; and means for controlling the relative timing between the signal to said first input of said phase comparator and the signal to said data input of said flip-flop.
Claim 3
Dependent Claim 48 words
The data synchronizer as in claim 1 wherein said controlling means comprises a tapped delay line, wherein said first input of said phase comparator is coupled to a first tap and said data input of said flip-flop is coupled to a second tap of said tapped delay line.
Claim 4
Dependent Claim 18 words
A data synchronizer as in claim 2 wherein said tapped delay line is one VCO signal period long.
Claim 5
Dependent Claim 26 words
A data synchronizer as in claim 2 further comprising a means to select said second tap point from among the taps of said tapped delay line.
Claim 6
Dependent Claim 37 words
A data synchronizer as in claim 1 wherein said pulse gate is activated by said input data and allows the next following rising edge of said VCO signal to reach said second input of said phase comparator.
Claim 7
Dependent Claim 26 words
A data synchronizer as in claim 1 wherein said clock input of said flip-flop is coupled to a signal of opposite phase to said VCO signal.
Claim 8
Independent Claim 82 words
A method for synchronizing input data to a VCO signal, comprising: receiving the input data on an input line; delaying the input data for substantially one-half of the VCO signal period; gating the VCO signal by the input data; phase comparing the delayed input data to the gated VCO signal; filtering the phase difference; controlling the frequency of the VCO signal with the filtered phase difference; and clocking delayed input data into a flip-flop on the opposite phase of the VCO signal.
Claim 9
Independent Claim 82 words
A method for synchronizing input data to a VCO signal, comprising: receiving the input data on an input line; delaying the input data for substantially one-half of the VCO signal period; gating the VCO signal by the input data; phase comparing the delayed input data to the gated VCO signal; filtering the phase difference; controlling the frequency of the VCO signal with the filtered phase difference; and clocking delayed input data into a flip-flop on the opposite phase of the VCO signal.
Claim 10
Dependent Claim 35 words
A method as in claim 7, wherein gating the VCO signal by the input data comprises setting a pulse gate by the input data to pass the next following rising edge of the VCO signal.
Claim 11
Dependent Claim 16 words
A method as in claim 7, wherein differently delayed input data is clocked into the flip-flop.
Claim 12
Dependent Claim 28 words
A method as in claim 7, wherein clocking on the opposite phase of the VCO signal comprises clocking on a signal of opposite phase to the VCO signal.

References Cited (Backward Citations)

US4580100A Cited
US4680780A Cited
US4750193A Cited
US4814726A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-03-17 1995-09-16 1996-03-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-03-17 1999-09-16 2000-03-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-03-17 2003-09-16 2004-03-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag