← Back to Patent Explorer
US5091818A Expired / Lapsed US ⏱️ 0.0 years remaining

Overvoltage protecting circuit

Assignee: Toshiba Corp
•
Filing: 1990-12-21
•
Granted: 1992-02-25
•
Expires: 2010-12-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In addition to a circuit for clamping a power supply voltage supplied from a power supply to a rated voltage, a circuit for clamping the power supply voltage to a voltage of less than the rated voltage is arranged. Even if it is necessary to flow a large current into the voltage clamping transistor for overvoltage protection, a large current can be flowed within a safe operating area of the transistor if the transistor is operated at a low voltage. Damage of the voltage clamping transistor or degradation of reliability can be prevented.

Inventors

  • 👤 Yuji Morikawa
  • 👤 Hayako Tsurumaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 23:08
CPC Classifications
H; H03; H03K; H03K17/00; H02; H02H; H02H9/00; H02H9/04; H02H9/043

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 183 words
An overvoltage protecting circuit incorporated in a semiconductor circuit, for clamping a voltage between a power supply terminal and a ground terminal to not more than a predetermined rated voltage upon supply of a current from an external power supply through a protective resistor, comprising: a voltage clamping npn transistor which is arranged between said power supply terminal and said ground terminal, and an emitter of which is connected to said ground terminal; a first clamping circuit connected between said power supply terminal and a base of said voltage clamping npn transistor, for clamping a voltage to the rated voltage; a switch element and a second clamping circuit for clamping a voltage to a voltage less than the rated voltage, said switch element and said second clamping circuit being connected in series between said power supply terminal and the base of said voltage clamping npn transistor; and a switch control circuit having a resistor connected between said power supply terminal and a collector of said voltage clamping npn transistor, for ON/OFF-controlling said switch element in accordance with a current flowing through said resistor.
Claim 2
Dependent Claim 183 words
An overvoltage protecting circuit incorporated in a semiconductor circuit, for clamping a voltage between a power supply terminal and a ground terminal to not more than a predetermined rated voltage upon supply of a current from an external power supply through a protective resistor, comprising: a voltage clamping npn transistor which is arranged between said power supply terminal and said ground terminal, and an emitter of which is connected to said ground terminal; a first clamping circuit connected between said power supply terminal and a base of said voltage clamping npn transistor, for clamping a voltage to the rated voltage; a switch element and a second clamping circuit for clamping a voltage to a voltage less than the rated voltage, said switch element and said second clamping circuit being connected in series between said power supply terminal and the base of said voltage clamping npn transistor; and a switch control circuit having a resistor connected between said power supply terminal and a collector of said voltage clamping npn transistor, for ON/OFF-controlling said switch element in accordance with a current flowing through said resistor.
Claim 3
Dependent Claim 86 words
A circuit according to claim 1, wherein said first clamping circuit is constituted by a plurality of first Zener diodes connected in series between said power supply terminal and the base of said voltage clamping npn transistor in a backward direction, and said second clamping circuit is constituted by a smaller number of second Zener diodes than that of first Zener diodes, said second Zener diode being connected between said power supply terminal and the base of said voltage clamping npn transistor in a backward direction.

References Cited (Backward Citations)

US4334256A Cited
US5027250A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-02-24 1995-08-26 1996-02-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-02-24 1999-08-26 2000-02-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-02-24 2003-08-26 2004-02-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag