← Back to Patent Explorer
US5079607A Expired / Lapsed US ⏱️ 0.0 years remaining

Mos type semiconductor device

Assignee: Fuji Electric Co Ltd
•
Filing: 1990-12-19
•
Granted: 1992-01-07
•
Expires: 2010-12-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A metal oxide semiconductor device comprising a semiconductor substrate having a semiconductor layer of a first conductivity type disposed thereon. A plurality of first regions of a second conductivity type are disposed on and embedded in a first surface of the semiconductor layer of the first conductivity type, and a plurality of second regions of the first conductivity type disposed on the first surface of the semiconductor layer between said first regions. In addition, a plurality of MOSFET structures are disposed on the surface of the semiconductor layer each structure comprising an insulating film disposed on the semiconductor layer extending over portions of two of the first regions and having an opening aligned with the second region disposed between said two first regions, a single crystal semiconductive layer of the second conductivity type disposed on the insulating film, one or more source regions of the first conductivity type disposed on and embedded the single crystal semiconductor layer, one or more drain regions of the first conductivity type disposed on and embedded the single crystal semiconductor layer at a location closer to the opening than said source region, a second insulating film disposed on the surface of the single crystal semiconductive layer, a gate electrode disposed on the insulating film, a first electrode making electrical contact between the drain region and the second region through an opening in the first insulating film, and a second electrode making electrical contact between the source region and the first region.

Inventors

  • 👤 Kenya Sakurai

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 15:50
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D12/00; H10D12/411; H10D12/441; H10D12/461; H10D30/63; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10D62/156; H10D62/157; H10D88/00

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 336 words
A metal oxide semiconductor device comprising: a semiconductor substrate having a semiconductor layer of a first conductivity type disposed thereon; a plurality of first regions of a second conductivity type different from said first conductivity type disposed on and embedded in a first surface of the semiconductor layer of the first conductivity type; a plurality of second regions of the first conductivity type having high impurity concentration disposed on the first surface of the semiconductor layer of the first conductivity type between adjacent ones of said first regions; a plurality of MOSFET structures disposed on the surface of the semiconductor layer each structure comprising: an insulating film disposed on the semiconductor layer of the first conductivity extending over portions of two of the first regions and having an opening aligned with the second region disposed between said two first regions; a single crystal semiconductive layer of the second conductivity type disposed on the insulating film on both sides of the opening; one or more source regions of the first conductivity type disposed on and embedded within a first surface of the single crystal semiconductor layer on either side of the opening near the edge of the single crystal layer remote from the opening; one or more drain regions of the first conductivity type disposed on and embedded within the first surface of said single crystal semiconductive layer at a location closer to the opening than said source region; a second insulating film disposed on the surface of the single crystal semiconductive layer and making contact with at least some portions of the single crystal semiconductive layer, the source region and the drain region while leaving portions of the source and drain regions exposed; a gate electrode disposed on the insulating film; a first electrode making electrical contact between the exposed portion of the drain region and the second region through the opening in the first insulating film; and a second electrode making electrical contact between the exposed portion of the source region and the first region.
Claim 2
Dependent Claim 336 words
A metal oxide semiconductor device comprising: a semiconductor substrate having a semiconductor layer of a first conductivity type disposed thereon; a plurality of first regions of a second conductivity type different from said first conductivity type disposed on and embedded in a first surface of the semiconductor layer of the first conductivity type; a plurality of second regions of the first conductivity type having high impurity concentration disposed on the first surface of the semiconductor layer of the first conductivity type between adjacent ones of said first regions; a plurality of MOSFET structures disposed on the surface of the semiconductor layer each structure comprising: an insulating film disposed on the semiconductor layer of the first conductivity extending over portions of two of the first regions and having an opening aligned with the second region disposed between said two first regions; a single crystal semiconductive layer of the second conductivity type disposed on the insulating film on both sides of the opening; one or more source regions of the first conductivity type disposed on and embedded within a first surface of the single crystal semiconductor layer on either side of the opening near the edge of the single crystal layer remote from the opening; one or more drain regions of the first conductivity type disposed on and embedded within the first surface of said single crystal semiconductive layer at a location closer to the opening than said source region; a second insulating film disposed on the surface of the single crystal semiconductive layer and making contact with at least some portions of the single crystal semiconductive layer, the source region and the drain region while leaving portions of the source and drain regions exposed; a gate electrode disposed on the insulating film; a first electrode making electrical contact between the exposed portion of the drain region and the second region through the opening in the first insulating film; and a second electrode making electrical contact between the exposed portion of the source region and the first region.
Claim 3
Dependent Claim 23 words
A metal oxide semiconductor device as described in claim 1, wherein the semiconductor substrate comprises a semiconductive layer of the second conductivity type.
Claim 4
Dependent Claim 64 words
A metal oxide semiconductor device as described in claim 1, wherein the semiconductor substrate comprises an alternating array of n-type and p-type semiconductor regions along an axis parallel to the first surface of the semiconductor layer of the first conductivity type such that a second surface of the semiconductor layer of a first conductivity type makes contact with both of the alternating semiconductor types.
Claim 5
Dependent Claim 53 words
A metal oxide semiconductor device as described in claim 1, further comprising a Cr electrode layer disposed on a surface of the substrate opposite the semiconductive layer of the first conductivity type, wherein the Cr electrode forms a Schotky barrier and causes a reduction in the resistivity of the metal oxide semiconductive device.
Claim 6
Dependent Claim 50 words
A metal oxide semiconductor device as described in claim 1, further comprising a Mo electrode layer disposed on a surface of the substrate opposite the semiconductive layer of the first conductivity type, wherein the Mo electrode forms a Schotky barrier and reduces the resistivity of the metal oxide semiconductive device.
Claim 7
Dependent Claim 43 words
A metal oxide semiconductor device as described in claim 1, wherein the substrate comprises interval regions of a semiconductive material of the second conductivity type, wherein the interval regions form a Schotky barrier and reduces the resistivity of the metal oxide semiconductive device.
Claim 8
Dependent Claim 35 words
A metal oxide semiconductor device as described in claim 1, further comprising an intermediate semiconductive layer of the first conductivity type interposed between the semiconductor substrate and the semiconductive layer of a first conductivity type.
Claim 9
Dependent Claim 314 words
A metal oxide semiconductor device comprising: a semiconductor substrate of the first conductivity type; a plurality of first regions of a second conductivity type different from said first conductivity type disposed on and embedded in a first surface of the semiconductor substrate; a plurality of second regions of the first conductivity type having high impurity concentration disposed on the first surface of the semiconductor substrate between adjacent ones of said first regions; a plurality of MOSFET structures disposed on the surface of the semiconductor substrate comprising: an insulating film disposed on the semiconductor substrate extending over portions of two of the first regions and having an opening aligned with the second region disposed between said two first regions; a single crystal semiconductive layer of the second conductivity type disposed on the insulating film on both sides of the opening; one or more source regions of the first conductivity type disposed on and embedded within a first surface of the single crystal semiconductor layer on either side of the opening near the edge of the single crystal layer remote from the opening; one or more drain regions of the first conductivity type disposed on and embedded within the first surface of the single crystal semiconductive layer at a location closer to the opening than said source region; a second insulating film disposed on the surface of the single crystal semiconductive layer and making contact with at least some portions of the single crystal semiconductive layer, the source region and the drain region while leaving portions of the source an drain regions exposed; a gate electrode disposed on the insulating film; a first electrode making electrical contact between the exposed portion of the drain region and the second region through the opening in the first insulating film; and a second electrode making electrical contact between the exposed portion of the source region and the first region.
Claim 10
Dependent Claim 314 words
A metal oxide semiconductor device comprising: a semiconductor substrate of the first conductivity type; a plurality of first regions of a second conductivity type different from said first conductivity type disposed on and embedded in a first surface of the semiconductor substrate; a plurality of second regions of the first conductivity type having high impurity concentration disposed on the first surface of the semiconductor substrate between adjacent ones of said first regions; a plurality of MOSFET structures disposed on the surface of the semiconductor substrate comprising: an insulating film disposed on the semiconductor substrate extending over portions of two of the first regions and having an opening aligned with the second region disposed between said two first regions; a single crystal semiconductive layer of the second conductivity type disposed on the insulating film on both sides of the opening; one or more source regions of the first conductivity type disposed on and embedded within a first surface of the single crystal semiconductor layer on either side of the opening near the edge of the single crystal layer remote from the opening; one or more drain regions of the first conductivity type disposed on and embedded within the first surface of the single crystal semiconductive layer at a location closer to the opening than said source region; a second insulating film disposed on the surface of the single crystal semiconductive layer and making contact with at least some portions of the single crystal semiconductive layer, the source region and the drain region while leaving portions of the source an drain regions exposed; a gate electrode disposed on the insulating film; a first electrode making electrical contact between the exposed portion of the drain region and the second region through the opening in the first insulating film; and a second electrode making electrical contact between the exposed portion of the source region and the first region.

References Cited (Backward Citations)

US4809045A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-01-06 1995-07-08 1996-01-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-01-06 1999-07-08 2000-01-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-01-06 2003-07-08 2004-01-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag