← Back to Patent Explorer
US5075745A Expired / Lapsed US ⏱️ 0.0 years remaining

Capacitor cell for use in a semiconductor memory integrated circuit device

Assignee: Lapis Semiconductor Co Ltd
•
Filing: 1990-07-02
•
Granted: 1991-12-24
•
Expires: 2010-07-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a semiconductor memory integrated circuit device having a stacked capacitor cell, a first plate electrode and a first dielectric film are formed underneath a charge storage electrode, and a second dielectric film and a second plate electrode are formed over the charge storage electrode. The charge storage electrode makes contact with the diffusion region through a contact hole penetrating the first dielectric material. The first and second plate electrodes are connected via a contact hole penetrating the first and second electric films outside the cell area. Since both the upper surface and the lower surface of the charge storage electrode are utilized for the formation of the capacitor, the size of the capacitor can be halved to produce the same capacitance.

Inventors

  • 👤 Masayoshi Ino

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 18:11
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/318

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 151 words
A capacitor cell for use in a semiconductor memory integrated circuit device, comprising: (a) a semiconductor substrate; (b) a diffusion region formed in said substrate; (c) a first insulating film formed on said diffusion region; (d) a first plate electrode formed on said first insulating film; (e) a second insulating film formed on said first plate electrode, said second insulating film including an anti-oxidation material film and a partial oxide film; (f) a charge storage electrode formed on said second insulating film and having an extending part which extends so as to contact said diffusion region; (g) a third insulating film formed on said charge storage electrode; and (h) a second plate electrode formed on said third insulating film and having a part extending through a contact region so as to contact said first plate electrode, said contact region being provided through said second insulating film and said third insulating film.
Claim 2
Dependent Claim 151 words
A capacitor cell for use in a semiconductor memory integrated circuit device, comprising: (a) a semiconductor substrate; (b) a diffusion region formed in said substrate; (c) a first insulating film formed on said diffusion region; (d) a first plate electrode formed on said first insulating film; (e) a second insulating film formed on said first plate electrode, said second insulating film including an anti-oxidation material film and a partial oxide film; (f) a charge storage electrode formed on said second insulating film and having an extending part which extends so as to contact said diffusion region; (g) a third insulating film formed on said charge storage electrode; and (h) a second plate electrode formed on said third insulating film and having a part extending through a contact region so as to contact said first plate electrode, said contact region being provided through said second insulating film and said third insulating film.
Claim 3
Dependent Claim 61 words
A capacitor cell according to claim 1, wherein said first and second plate electrodes each have a part positioned outside of a periphery of said charge storage electrode which confront each other, and wherein a location of said contact region is provided at said part positioned outside of said charge storage electrode of each of said first and second plate electrodes.
Claim 4
Dependent Claim 18 words
A capacitor cell according to claim 1, wherein said contact region is formed on an isolation oxide film.
Claim 5
Dependent Claim 51 words
A capacitor cell according to claim 1, wherein said semiconductor memory integrated circuit device comprises a cell area in which a plurality of capacitor cells are arranged in an array, and a peripheral area located outside of said cell area, and wherein said contact region is disposed in the peripheral area.
Claim 6
Dependent Claim 37 words
A capacitor cell according to claim 1, further comprising a fourth insulating film formed on a part of said first plate electrode to isolate said first plate electrode from said extending part of said charge storage electrode.
Claim 7
Dependent Claim 183 words
A semiconductor memory integrated circuit device comprising: a semiconductor substrate; a cell area having a a plurality of capacitor cells located therein; and a peripheral area located outside of said cell area; each of said capacitor cells comprising; (a) a diffusion region formed in said substrate; (b) a first insulating film formed on said diffusion region; (c) a first plate electrode formed on said first insulating film; (d) a second insulating film formed on said first plate electrode, said second insulating film including an anti-oxidation material film and a partial oxide film; (e) a charge storage electrode formed on said second insulating film and having an extending part which extends so as to contact said diffusion region; (f) a third insulating film formed on said charge storage electrode; and (g) a second plate electrode formed on said third insulating film and having a part extending through a contact region so as to contact said first plate electrode, said contact region being provided through said second insulating film and said third insulating film; wherein said second contact region is disposed in said peripheral area.
Claim 8
Dependent Claim 183 words
A semiconductor memory integrated circuit device comprising: a semiconductor substrate; a cell area having a a plurality of capacitor cells located therein; and a peripheral area located outside of said cell area; each of said capacitor cells comprising; (a) a diffusion region formed in said substrate; (b) a first insulating film formed on said diffusion region; (c) a first plate electrode formed on said first insulating film; (d) a second insulating film formed on said first plate electrode, said second insulating film including an anti-oxidation material film and a partial oxide film; (e) a charge storage electrode formed on said second insulating film and having an extending part which extends so as to contact said diffusion region; (f) a third insulating film formed on said charge storage electrode; and (g) a second plate electrode formed on said third insulating film and having a part extending through a contact region so as to contact said first plate electrode, said contact region being provided through said second insulating film and said third insulating film; wherein said second contact region is disposed in said peripheral area.
Claim 9
Dependent Claim 17 words
A device according to claim 6, wherein said contact region is formed on an isolation oxide film.
Claim 10
Dependent Claim 36 words
A device according to claim 6, further comprising a fourth insulating film formed on a part of said first plate electrode to isolate said first plate electrode from said extending part of said charge storage electrode.
Claim 11
Dependent Claim 31 words
A capacitor cell according to claim 1, wherein said anti-oxidation material film is a nitride film, and said partial oxide film is a selectively oxidized part of said first plate electrode.
Claim 12
Dependent Claim 30 words
A device according to claim 6, wherein said anti-oxidation material film is a nitride film, and said partial oxide film is a selectively oxidized part of said first plate electrode.
Claim 13
Dependent Claim 181 words
A capacitor cell for use in a semiconductor memory integrated circuit device, comprising: (a) a semiconductor substrate; (b) a diffusion region formed in said substrate; (c) a first insulating film formed on said diffusion region; (d) a first plate electrode formed on said first insulating film; (e) a second insulating film formed on said first plate electrode, said second insulating film including an anti-oxidation material film and a partial oxide film; (f) a charge storage electrode formed on said second insulating film and having an extending part which extends so as to contact said diffusion region through a contact hole; (g) a third insulating film formed on said charge storage electrode; and (h) a second plate electrode formed on said third insulating film and having a part extending through a contact region so as to contact said first plate electrode, said contact region being provided through said second insulating film and said third insulating film; wherein said partial oxide film of said second insulating film is disposed in said contact hole between said first plate electrode and said charge storage electrode.
Claim 14
Dependent Claim 181 words
A capacitor cell for use in a semiconductor memory integrated circuit device, comprising: (a) a semiconductor substrate; (b) a diffusion region formed in said substrate; (c) a first insulating film formed on said diffusion region; (d) a first plate electrode formed on said first insulating film; (e) a second insulating film formed on said first plate electrode, said second insulating film including an anti-oxidation material film and a partial oxide film; (f) a charge storage electrode formed on said second insulating film and having an extending part which extends so as to contact said diffusion region through a contact hole; (g) a third insulating film formed on said charge storage electrode; and (h) a second plate electrode formed on said third insulating film and having a part extending through a contact region so as to contact said first plate electrode, said contact region being provided through said second insulating film and said third insulating film; wherein said partial oxide film of said second insulating film is disposed in said contact hole between said first plate electrode and said charge storage electrode.

References Cited (Backward Citations)

JPS5521102A Cited
JPS59141262A Cited
US4845539A Cited
JPS62193168A Cited
US4899203A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-12-23 1995-06-24 1995-12-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-12-23 1999-06-24 1999-12-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-12-23 2003-06-24 2003-12-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag