← Back to Patent Explorer
US5072176A Expired / Lapsed US ⏱️ 0.0 years remaining

Flexible membrane circuit tester

Assignee: United States Department of the Army
•
Filing: 1991-02-22
•
Granted: 1991-12-10
•
Expires: 2011-02-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A pattern of electrodes, with electrical lead lines to the electrodes, arearried by a thin-film membrane mounted on a frame. The pattern corresponds to a test point pattern on a circuit to be tested. The lead lines go to edge connectors on the frame. In order to test a circuit, the membrane is pushed against the test points by air pressure, such that capacitive coupling occurs between the electrodes and the test points.

Inventors

  • 👤 Brian S. Miller
  • 👤 David R. Kaplan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 15:35
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/302; G01R31/312

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 174 words
A device for testing a planar electrical circuit having a plurality of test points thereon, said device including: a relatively rigid frame having an open portion; a dielectric thin membrane attached to said frame and spanning said open portion; a plurality of electrodes carried by said membrane; a respective electrical lead line from each of said electrodes to an edge of said frame, whereby said frame may be juxtaposed with respect to said planar electrical circuit such that the electrodes of said membrane are in close proximity to respective test points on said circuit whereby capacitive coupling is established between each of said test points and a respective electrode when a test voltage is electronically coupled to the various lead lines and said planar electrical circuit, wherein said lead lines are mainly on the opposite side of said membrane from said electrodes, but each lead line includes a portion extending through said membrane and in contact with a respective electrode, further wherein a high-dielectric layer covers the side opposite the membrane of each electrode.
Claim 2
Independent Claim 174 words
A device for testing a planar electrical circuit having a plurality of test points thereon, said device including: a relatively rigid frame having an open portion; a dielectric thin membrane attached to said frame and spanning said open portion; a plurality of electrodes carried by said membrane; a respective electrical lead line from each of said electrodes to an edge of said frame, whereby said frame may be juxtaposed with respect to said planar electrical circuit such that the electrodes of said membrane are in close proximity to respective test points on said circuit whereby capacitive coupling is established between each of said test points and a respective electrode when a test voltage is electronically coupled to the various lead lines and said planar electrical circuit, wherein said lead lines are mainly on the opposite side of said membrane from said electrodes, but each lead line includes a portion extending through said membrane and in contact with a respective electrode, further wherein a high-dielectric layer covers the side opposite the membrane of each electrode.

References Cited (Backward Citations)

US4758785A Cited
US4912399A Cited
US4820976A Cited
US4891584A Cited
US4906920A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-12-09 1995-06-10 1995-12-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-12-09 1999-06-10 1999-12-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-12-09 2003-06-10 2003-12-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag