US5059814A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Winner-take-all circuits for neural computing systems
Assignee: California Institute of Technology
•
Filing: 1988-11-30
•
Granted: 1991-10-22
•
Expires: 2008-11-30
Abstract
Abstract A CMOS analog integrated circuit comprising a plurality of nodes for simultaneously computing the largest of the signals at inputs of the nodes. There is a common line supplying current and producing a maximum voltage potential and a plurality of nodes connected to the common line. Each node comprises a follower transistor having a source operably connected to the common line for sourcing current and a gate being the input of the node and being connected to a current signal input source providing a current signal to the node to be compared to the current signals at respective ones of the other nodes. There is an inhibitor transistor having a gate connected to the common line and a drain operably connected to the gate of the follower transistor. The inhibitor transistor provides the voltage output of the node and inhibits the voltage output at all nodes connected to the common line which have a current signal which is smaller than the largest current signal connected to one of the nodes. A plurality of non-linear resistors may be disposed in the common line between respective ones of the nodes of limit current flow therebetween and thereby form subgroups having a single "winner" with each subgroup. A slope limiting transistor may be diode-connected in series with the inhibitor transistor to limit the slope of the voltage output from the inhibitor transistor.
Inventors
- 👤 Carver A. Mead
- 👤 John Lazzaro
- 👤 M. A. Mahowald
- 👤 Sylvie Ryckebusch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 06:43
CPC Classifications
G; G06; G06N; G06N3/00; G06N3/02; G06N3/06; G06N3/063; G06N3/065
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
173 words
A neural computing circuit producing a single winner-take-all output at the "winning" circuit when a plurality of the circuits are simultaneously connected to a common line supplying current and producing a maximum voltage potential comprising: a) follower transistor means operably connected to the common line for sourcing current, said follower transistor means including gate means for connection to a current signal input source providing a current signal to each neural computing circuit to be compared to the said current signals at respective ones of the other neural computing circuits connected to the common line; and b) inhibitor transistor means having a gate operably connected to the common line and being operably connected to said gate means of said follower transistor means for providing a voltage output of the neural circuit at an output thereof and for inhibiting said voltage output at all neural computing circuits connected to the common line which have a said current signal which is smaller than the largest said current signal connected to one of the neural computing circuits.
Claim 2
Dependent Claim
173 words
A neural computing circuit producing a single winner-take-all output at the "winning" circuit when a plurality of the circuits are simultaneously connected to a common line supplying current and producing a maximum voltage potential comprising: a) follower transistor means operably connected to the common line for sourcing current, said follower transistor means including gate means for connection to a current signal input source providing a current signal to each neural computing circuit to be compared to the said current signals at respective ones of the other neural computing circuits connected to the common line; and b) inhibitor transistor means having a gate operably connected to the common line and being operably connected to said gate means of said follower transistor means for providing a voltage output of the neural circuit at an output thereof and for inhibiting said voltage output at all neural computing circuits connected to the common line which have a said current signal which is smaller than the largest said current signal connected to one of the neural computing circuits.
Claim 3
Dependent Claim
52 words
The neural computing circuit of claim 1 and additionally comprising: non-linear resistor means for insertion into the common line between respective ones of a plurality of the neural computing circuits to limit current flow therebetween and thereby form subgroups of the neural computing circuits having a single "winner" within each said subgroup.
Claim 4
Dependent Claim
35 words
The neural computing circuit of claim 1 and additionally comprising: slope limiting transistor means diode-connected in series with said inhibitor transistor means for limiting the slope of said voltage output from said inhibitor transistor means.
Claim 5
Dependent Claim
168 words
A neural computing network including a plurality of neural circuits and producing a single winner-take-all output at the "winning" circuit comprising: a) a common line supplying current and producing a maximum voltage potential; and wherein each neural circuit comprises, b) follower transistor means operably connected to said common line for sourcing current, said follower transistor means including gate means for connection to a current signal input source providing a current signal to each neural circuit to be compared to the said current signals at respective ones of the other neural circuits; and, c) inhibitor transistor means having a gate operably connected to said common line and being operably connected to said gate means of said follower transistor means for providing a voltage output of the neural circuit at an output thereof and for inhibiting said voltage output at all neural circuits connected to said common line which have a said current signal which is smaller than the largest said current signal connected to one of the neural circuits.
Claim 6
Dependent Claim
168 words
A neural computing network including a plurality of neural circuits and producing a single winner-take-all output at the "winning" circuit comprising: a) a common line supplying current and producing a maximum voltage potential; and wherein each neural circuit comprises, b) follower transistor means operably connected to said common line for sourcing current, said follower transistor means including gate means for connection to a current signal input source providing a current signal to each neural circuit to be compared to the said current signals at respective ones of the other neural circuits; and, c) inhibitor transistor means having a gate operably connected to said common line and being operably connected to said gate means of said follower transistor means for providing a voltage output of the neural circuit at an output thereof and for inhibiting said voltage output at all neural circuits connected to said common line which have a said current signal which is smaller than the largest said current signal connected to one of the neural circuits.
Claim 7
Dependent Claim
49 words
The neural computing network of claim 4 and additionally comprising: a plurality of non-linear resistor means disposed in said common line between respective ones of the neural circuits for limiting current flow therebetween and thereby forming subgroups of the neural circuits having a single "winner" within each said subgroup.
Claim 8
Dependent Claim
35 words
The neural computing network of claim 4 and additionally comprising: slope limiting transistor means diode-connected in series with said inhibitor transistor means for limiting the slope of said voltage output from said inhibitor transistor means.
Claim 9
Dependent Claim
189 words
An analog circuit comprising a plurality of nodes for simultaneously computing the largest of a plurality of signals at inputs of respect ones of the nodes comprising: a) a common line supplying current and producing a maximum voltage potential; and, b) a plurality of nodes connected to said common line wherein each node comprises, b1) follower transistor means operably connected to said common line for sourcing current, said follower transistor means including gate means being the input of said node for connection to a current signal input source providing a current signal to each node to be compared to the said current signals at respective ones of the other nodes connected to said common line; and, b2) inhibitor transistor means having a gate operably connected to said common line and being operably connected to said gate means of said follower transistor means for providing a voltage output of the node at an output thereof and for inhibiting said voltage output at all nodes connected to said common line which have a said current signal which is smaller than the largest said current signal connected to one of the nodes.
Claim 10
Dependent Claim
189 words
An analog circuit comprising a plurality of nodes for simultaneously computing the largest of a plurality of signals at inputs of respect ones of the nodes comprising: a) a common line supplying current and producing a maximum voltage potential; and, b) a plurality of nodes connected to said common line wherein each node comprises, b1) follower transistor means operably connected to said common line for sourcing current, said follower transistor means including gate means being the input of said node for connection to a current signal input source providing a current signal to each node to be compared to the said current signals at respective ones of the other nodes connected to said common line; and, b2) inhibitor transistor means having a gate operably connected to said common line and being operably connected to said gate means of said follower transistor means for providing a voltage output of the node at an output thereof and for inhibiting said voltage output at all nodes connected to said common line which have a said current signal which is smaller than the largest said current signal connected to one of the nodes.
Claim 11
Dependent Claim
46 words
The analog circuit of claim 7 and additionally comprising: a plurality of non-linear resistor means disposed in said common line between respective ones of the nodes for limiting current flow therebetween and thereby forming subgroups of the nodes having a single "winner" within each said subgroup.
Claim 12
Dependent Claim
34 words
The analog circuit of claim 7 and additionally comprising: slope limiting transistor means diode-connected in series with said inhibitor transistor means for limiting the slope of said voltage output from said inhibitor transistor means.
Claim 13
Dependent Claim
188 words
A CMOS analog integrated circuit comprising a plurality of nodes for simultaneously computing the largest of a plurality of signals at inputs of respect ones of the nodes comprising: a) a common line supplying current and producing a maximum voltage potential; and, b) a plurality of nodes connected to said common line wherein each node comprises, b1) a follower transistor having a source operably connected to said common line for sourcing current, said follower transistor including a gate being the input of the node and being connected to a current signal input source providing a current signal to the node to be compared to the said current signals at respective ones of the other nodes; and, b2) an inhibitor transistor having a gate connected to said common line and a drain operably connected to said gate of said follower transistor, said inhibitor transistor providing a voltage output of the node at an output thereof and inhibiting said voltage output at all nodes connected to said common line which have a said current signal which is smaller than the largest said current signal connected to one of the nodes.
Claim 14
Dependent Claim
188 words
A CMOS analog integrated circuit comprising a plurality of nodes for simultaneously computing the largest of a plurality of signals at inputs of respect ones of the nodes comprising: a) a common line supplying current and producing a maximum voltage potential; and, b) a plurality of nodes connected to said common line wherein each node comprises, b1) a follower transistor having a source operably connected to said common line for sourcing current, said follower transistor including a gate being the input of the node and being connected to a current signal input source providing a current signal to the node to be compared to the said current signals at respective ones of the other nodes; and, b2) an inhibitor transistor having a gate connected to said common line and a drain operably connected to said gate of said follower transistor, said inhibitor transistor providing a voltage output of the node at an output thereof and inhibiting said voltage output at all nodes connected to said common line which have a said current signal which is smaller than the largest said current signal connected to one of the nodes.
Claim 15
Dependent Claim
47 words
The CMOS analog integrated circuit of claim 10 and additionally comprising: a plurality of non-linear resistors disposed in said common line between respective ones of the nodes for limiting current flow therebetween and thereby forming subgroups of the nodes having a single "winner" within each said subgroup.
Claim 16
Dependent Claim
34 words
The CMOS analog integrated circuit of claim 10 and additionally comprising: a slope limiting transistor diode-connected in series with said inhibitor transistor to limit the slope of said voltage output from said inhibitor transistor.
References Cited (Backward Citations)
US4637402A
Cited
US4419544A
Cited
US4536844A
Cited
US4660166A
Cited
US4809193A
Cited
US4786818A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-21 | 1995-04-22 | 1995-10-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-21 | 1999-04-22 | 1999-10-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-21 | 2003-04-22 | 2003-10-22 | $7700.00 | Window Closed / Lapsed |