US5057789A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Class AB CMOS amplifier
Assignee: Nokia Bell Labs
•
Filing: 1990-07-31
•
Granted: 1991-10-15
•
Expires: 2010-07-31
Abstract
Abstract A class AB CMOS amplifier stage is disclosed having well-controlled low quiescent current and good phase stability. A first FET in a complementary push-pull output stage is driven directly by an input signal biased so that such FET conducts a small quiescent current. The second FET in the output stage is driven through a level shifting circuit. The quiescent current in the level-shifting circuit is controlled by a reference voltage. The FETs in the output stage, the level-shifting circuit and the reference-voltage generator are sized with respect to each other to determine the relative magnitudes of quiescent currents and the overall gain of the circuit. The operation of the circuit is essentially independent of process-induced variables and power-supply fluctuations. The FETs in the level-shifting stage can have relatively low impedances for good phase response property.
Inventors
- 👤 Krishnaswamy Nagaraj
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 20:19
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/30; H03F1/307; H03F1/308; H03F3/00; H03F3/30; H03F3/3001
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
240 words
A class AB CMOS amplifier having an output stage comprising a first output FET connected between a first terminal of a power supply and an output terminal, a second output FET connected between said output terminal and a second terminal of said power supply, the input signal to said amplifier being connected to an input terminal and referenced to said first power-supply terminal, said input terminal being connected to the gate of said first output FET and to means for shifting said input-signal reference to said second power-supply terminal, the output of such shifting means being connected to the gate of said second output FET characterized in that said shifting means is a level-shifting stage comprising a source-follower FET, a current-control FET and a diode-connected load FET, said source-follower FET is connected between said first power-supply terminal and the source of said current-control FET, said load FET is connected between the drain of said current-control FET and said second power-supply terminal, said input terminal is connected to the gate of said source-follower FET, the gate of said current-control FET is connected to the output terminal of a reference voltage generator having its output voltage referenced to said first power-supply terminal and the drain of said current-control FET is connected to the gate of said second output FET, whereby the magnitude of said reference voltage controls the magnitude of the quiescent current in said level-shifting stage and in said output stage.
Claim 2
Dependent Claim
240 words
A class AB CMOS amplifier having an output stage comprising a first output FET connected between a first terminal of a power supply and an output terminal, a second output FET connected between said output terminal and a second terminal of said power supply, the input signal to said amplifier being connected to an input terminal and referenced to said first power-supply terminal, said input terminal being connected to the gate of said first output FET and to means for shifting said input-signal reference to said second power-supply terminal, the output of such shifting means being connected to the gate of said second output FET characterized in that said shifting means is a level-shifting stage comprising a source-follower FET, a current-control FET and a diode-connected load FET, said source-follower FET is connected between said first power-supply terminal and the source of said current-control FET, said load FET is connected between the drain of said current-control FET and said second power-supply terminal, said input terminal is connected to the gate of said source-follower FET, the gate of said current-control FET is connected to the output terminal of a reference voltage generator having its output voltage referenced to said first power-supply terminal and the drain of said current-control FET is connected to the gate of said second output FET, whereby the magnitude of said reference voltage controls the magnitude of the quiescent current in said level-shifting stage and in said output stage.
Claim 3
Dependent Claim
67 words
The amplifier of claim 1 wherein said reference-voltage generator comprises first, second and third diode-connected FETs all connected in series with a constant-current generator, one terminal of said first diode-connected FET is connected to said first power-supply terminal, one terminal of said constant-current generator is connected to said second power-supply terminal and the other terminal of said constant-current generator is the output terminal of said reference-voltage generator.
Claim 4
Dependent Claim
60 words
The amplifier of claim 2 wherein said first diode-connected FET is the same polarity type as said first output FET, said second diode-connected FET is the same polarity type as said source-follower FET, said third diode-connected FET is the same polarity type as said current-control FET and said load FET is the same polarity type as said second output FET.
Claim 5
Dependent Claim
70 words
The amplifier of claim 3 wherein said second diode-connected FET and said source-follower FET are equivalent in size, said third diode-connected FET and said current-control FET are equivalent in size, said first output FET is N times larger than said first diode-connected FET and said second output FET is N times larger than said load FET, whereby N is chosen to set the output quiescent current to a desired value.
Claim 6
Dependent Claim
45 words
The amplifier of claim 2 which further comprises means for varying the output of said reference voltage generator inversely with respect to said input signal, thereby increasing the maximum signal voltage across said load FET and the maximum signal current through said second output FET.
Claim 7
Dependent Claim
58 words
The amplifier of claim 5 in which said varying means comprises an additional FET of the same polarity type as said first diode-connected FET, the source and drain of said additional FET are connected, respectively, to the source and drain of said first diode-connected FET and the gate of said additional FET is connected to said input terminal.
Claim 8
Dependent Claim
190 words
A class AB CMOS amplifier having first and second complementary output FETs and a level-shifting stage wherein the input signal is connected to both the input of said level-shifting stage and the gate of said first output FET and the output of said level-shifting stage is connected to the gate of said second output FET characterized in that said level-shifting stage comprises a third FET connected as a follower, the gate of said third FET being the input of said level-shifting stage; a fourth FET connected as a load, said third and fourth FETs being the same polarity type, a reference voltage generator; and a fifth FET of the opposite polarity type to said third and fourth FETs connected in series between said third and fourth FETs and having its gate connected to said reference voltage generator, the common point between said fourth FET and said fifth FET being the output of said level-shifting stage; whereby the magnitude of the output from said reference voltage generator determines the magnitude of the quiescent current in said level-shifting stage and thereby the level of the quiescent current in said second output FET.
Claim 9
Dependent Claim
190 words
A class AB CMOS amplifier having first and second complementary output FETs and a level-shifting stage wherein the input signal is connected to both the input of said level-shifting stage and the gate of said first output FET and the output of said level-shifting stage is connected to the gate of said second output FET characterized in that said level-shifting stage comprises a third FET connected as a follower, the gate of said third FET being the input of said level-shifting stage; a fourth FET connected as a load, said third and fourth FETs being the same polarity type, a reference voltage generator; and a fifth FET of the opposite polarity type to said third and fourth FETs connected in series between said third and fourth FETs and having its gate connected to said reference voltage generator, the common point between said fourth FET and said fifth FET being the output of said level-shifting stage; whereby the magnitude of the output from said reference voltage generator determines the magnitude of the quiescent current in said level-shifting stage and thereby the level of the quiescent current in said second output FET.
Claim 10
Dependent Claim
45 words
The amplifier of claim 7 which further comprises means for varying the output of said reference voltage generator inversely with respect to said input signal, thereby increasing the maximum signal voltage across said load FET and the maximum signal current through said second output FET.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-14 | 1995-04-15 | 1995-10-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-14 | 1999-04-15 | 1999-10-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-14 | 2003-04-15 | 2003-10-15 | $7700.00 | Window Closed / Lapsed |