← Back to Patent Explorer
US5057716A Expired / Lapsed US ⏱️ 0.0 years remaining

Linearly compensated slope multiplier

Assignee: Individual
•
Filing: 1989-07-21
•
Granted: 1991-10-15
•
Expires: 2009-07-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electronic multiplier circuit in which a first differential amplifier is introduced into the negative feedback of an input amplifier, an input of the first differential amplifier is connected to an input of a second differential amplifier and the collectors of the second differential amplifier are connected to an output amplifier theoretically incorporates the best conditions for an ideal multiplying function. The fact that this is not quite so is caused by the so-called emitter bulk resistance which is present in real transistors. It effects a negative feedback in both differential amplifiers which depends upon the magnitude of the control currents. As a result, the transmission characteristics coincide only when the control currents for both differential amplifiers are equally great. Only then is the functioning of the circuit ideal. The present invention offers a solution whereby, as shown in FIG. 1, a portion of the output voltage (μA) is connected to the second input (D) of the second differential amplifier (D2) and a portion of the input voltage (μE) is connected to the second input (B) of the first differential amplifier (D1) thus creating an ideal multiplier circuit.

Inventors

  • 👤 Martin Kung

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 22:58
CPC Classifications
H; H03; H03G; H03G1/00; H03G1/0005; G; G06; G06G; G06G7/00; G06G7/12; G06G7/16; G06G7/163

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 136 words
Electronic multiplier circuit in which an input signal is applied to input terminals of an input amplifier, a first input of a first differential amplifier is connected to a first input of a second differential amplifier, collectors of the first differential amplifier are connected with said input terminals of the input amplifier and collectors of the second differential amplifier are connected with inputs of an output amplifier, at whose output an output signal is collected, whereby an output of the input amplifier is connected to said first inputs of the first and second differential amplifiers, a proportional portion of the input signal is applied to a second input of the first differential amplifier and a proportional portion of the output signal of said output amplifier is applied to a second input of the second differential amplifier.
Claim 2
Dependent Claim 136 words
Electronic multiplier circuit in which an input signal is applied to input terminals of an input amplifier, a first input of a first differential amplifier is connected to a first input of a second differential amplifier, collectors of the first differential amplifier are connected with said input terminals of the input amplifier and collectors of the second differential amplifier are connected with inputs of an output amplifier, at whose output an output signal is collected, whereby an output of the input amplifier is connected to said first inputs of the first and second differential amplifiers, a proportional portion of the input signal is applied to a second input of the first differential amplifier and a proportional portion of the output signal of said output amplifier is applied to a second input of the second differential amplifier.
Claim 3
Dependent Claim 30 words
The circuit as claimed in claim 1, wherein said first compensation means comprises a first voltage divider connected between said input and the second input of said first differential amplifier.
Claim 4
Dependent Claim 129 words
Electronic multiplier circuit in which an input signal is applied to input terminals of an input amplifer; a first differential amplifier having a first input being connected to a first input of a second differential amplifier, collectors of the first differential amplifier are connected with the input terminals of the input amplifier and collectors of the second differential amplifier are connected with inputs of an output amplifier, whereby an output of the input amplifier is connected to the first inputs of the first and second differential amplifier, a proportional portion of the input signal is applied to a second input of the first differential amplifier and a proportional portion of an output signal of the output amplifier is also applied to the second input of the first differential amplifier.
Claim 5
Dependent Claim 129 words
Electronic multiplier circuit in which an input signal is applied to input terminals of an input amplifer; a first differential amplifier having a first input being connected to a first input of a second differential amplifier, collectors of the first differential amplifier are connected with the input terminals of the input amplifier and collectors of the second differential amplifier are connected with inputs of an output amplifier, whereby an output of the input amplifier is connected to the first inputs of the first and second differential amplifier, a proportional portion of the input signal is applied to a second input of the first differential amplifier and a proportional portion of an output signal of the output amplifier is also applied to the second input of the first differential amplifier.
Claim 6
Dependent Claim 144 words
An electronic multiplier circuit, comprising: an input amplifier having inputs for receiving an input signal; a first differential amplifier having first and second inputs, the first input being connected to the output of said input amplifier; a second differential amplifier having first and second inputs, the first input being connected to the output of said input amplifier; an output amplifier having inputs connected to collectors of said second differential amplifier and an output for transmitting an output signal from said circuit; the inputs of the input amplifier being connected to the collectors of said first differential amplifier; first compensation means for connecting a proportional portion of the input signal to the second input of said first differential amplifiers; and second compensation means for connecting a proportional portion of said output signal to the second input of one of said first and second differential amplifiers.
Claim 7
Dependent Claim 144 words
An electronic multiplier circuit, comprising: an input amplifier having inputs for receiving an input signal; a first differential amplifier having first and second inputs, the first input being connected to the output of said input amplifier; a second differential amplifier having first and second inputs, the first input being connected to the output of said input amplifier; an output amplifier having inputs connected to collectors of said second differential amplifier and an output for transmitting an output signal from said circuit; the inputs of the input amplifier being connected to the collectors of said first differential amplifier; first compensation means for connecting a proportional portion of the input signal to the second input of said first differential amplifiers; and second compensation means for connecting a proportional portion of said output signal to the second input of one of said first and second differential amplifiers.
Claim 8
Dependent Claim 29 words
The circuit as claimed in claim 4, wherein said second compensation means comprises a voltage divider connected between said output and the second input of said first differential amplifier.
Claim 9
Dependent Claim 29 words
The circuit as claimed in claim 4, wherein said second compensation means comprises a voltage divider connected between said output and the second input of said second differential amplifier.

References Cited (Backward Citations)

US4586155A Cited
US4883987A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-10-14 1995-04-15 1995-10-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-10-14 1999-04-15 1999-10-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-10-14 2003-04-15 2003-10-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag