← Back to Patent Explorer
US5056012A Expired / Lapsed US ⏱️ 0.0 years remaining

Memory addressable data transfer network

Assignee: Motorola Solutions Inc
•
Filing: 1988-11-30
•
Granted: 1991-10-08
•
Expires: 2008-11-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data transfer network for computers is disclosed which combines characteristics of both multi-port memory devices and local area networks. Each computer is coupled to the network via a data terminal. The terminal permits the network to appear to the computers as random access memory. Data written into this RAM by the computers is formatted by the terminals into serial data packets, which are shifted around a serially connected ring or loop of the terminals. The loop connected terminals form the network.

Inventors

  • 👤 Mark G. Spiotta
  • 👤 John P. Foley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 14:56
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/16; G06F15/163; G06F15/17

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 757 words
A computer data transfer network for transferring data between at least first, second and third computers, each of said computers being operatively coupled to said network through a plurality of memory means, said computers providing data to be transferred over said network and receiving data transferred on said network, said network comprised of: at least: a first memory means, coupled to said first computer, for providing, at least first, second, and third storage locations within said first memory means, each storage location of said first memory means being readable by only said first computer, said first storage location of said first memory means having a first address and being capable of accepting and storing data from only said first computer, said second and third storage locations having second and third addresses not being capable of accepting and storing data from said first computer, each storage location in said first memory means having an address that uniquely identifies each storage location in said first memory means and identifies which of said first, second, and third computers is capable of storing data within said storage locations said first memory means including encoding means for encoding data in the storage locations into serial data packets and including means for transmitting said serial data packets from said first memory means, and including decoding means for decoding serial data packets received by said first memory means into parallel data words and for transferring said parallel data words into predetermined locations of said first, second, and third storage locations within said first memory means; a second memory means, coupled to said second computer, for providing, at least first, second, and third storage locations within said second memory means, each storage location of said second memory means being readable by only said second computer, said second storage location of said second memory means having a second address and being capable of accepting and storing data from only said second computer, said first and third storage locations of said second memory means having first and third addresses and not being capable of accepting and storing data from said second computer, each storage location in said second memory means having an address that uniquely identifies each storage location in said second memory means and identifies which of said at least first, second, and third computers is capable of storing data within said at least first, second and third storage locations, being capable of accepting and storing new data from only said second computer, said second memory means including encoding means for encoding data in the storage locations into serial data packets and including means for transmitting said serial data packets from said second memory means, and including decoding means for receiving serial data packet from said first memory means and for decoding serial data packets received by said second memory means from said first memory means into parallel data words and for transferring said parallel data words into predetermined locations of said first, second, and third storage locations; a third memory means, coupled to said third computer, for providing, at least first, second, and third storage locations within said third memory means, each storage location of said third memory means being readable by only said third computer, said third storage location of said third memory means having a third address and being capable of accepting and storing data from only said third computer, said first and second storage locations having first and second addresses not being capable of accepting and storing data from said first computer, each storage location in said third memory means having an address that uniquely identifies each storage location in said third memory means and identifies which of said first, second, and third computers is capable of storing data within said storage locations, said third memory means including encoding means for encoding data in the storage locations into serial data packets and including means for transmitting said serial data packets from said third memory means to said first memory means, and including decoding means for receiving serial data packets from said second memory means and for decoding serial data packets received from said second memory means into parallel data words and for transferring said parallel data words into predetermined locations of said first, second, and third locations; data transfer means for transferring serial data packets between said first memory means and said second memory means, between said second memory means and said third memory means; and means for transferring serial data packets between said third memory means and said first memory means.
Claim 2
Dependent Claim 757 words
A computer data transfer network for transferring data between at least first, second and third computers, each of said computers being operatively coupled to said network through a plurality of memory means, said computers providing data to be transferred over said network and receiving data transferred on said network, said network comprised of: at least: a first memory means, coupled to said first computer, for providing, at least first, second, and third storage locations within said first memory means, each storage location of said first memory means being readable by only said first computer, said first storage location of said first memory means having a first address and being capable of accepting and storing data from only said first computer, said second and third storage locations having second and third addresses not being capable of accepting and storing data from said first computer, each storage location in said first memory means having an address that uniquely identifies each storage location in said first memory means and identifies which of said first, second, and third computers is capable of storing data within said storage locations said first memory means including encoding means for encoding data in the storage locations into serial data packets and including means for transmitting said serial data packets from said first memory means, and including decoding means for decoding serial data packets received by said first memory means into parallel data words and for transferring said parallel data words into predetermined locations of said first, second, and third storage locations within said first memory means; a second memory means, coupled to said second computer, for providing, at least first, second, and third storage locations within said second memory means, each storage location of said second memory means being readable by only said second computer, said second storage location of said second memory means having a second address and being capable of accepting and storing data from only said second computer, said first and third storage locations of said second memory means having first and third addresses and not being capable of accepting and storing data from said second computer, each storage location in said second memory means having an address that uniquely identifies each storage location in said second memory means and identifies which of said at least first, second, and third computers is capable of storing data within said at least first, second and third storage locations, being capable of accepting and storing new data from only said second computer, said second memory means including encoding means for encoding data in the storage locations into serial data packets and including means for transmitting said serial data packets from said second memory means, and including decoding means for receiving serial data packet from said first memory means and for decoding serial data packets received by said second memory means from said first memory means into parallel data words and for transferring said parallel data words into predetermined locations of said first, second, and third storage locations; a third memory means, coupled to said third computer, for providing, at least first, second, and third storage locations within said third memory means, each storage location of said third memory means being readable by only said third computer, said third storage location of said third memory means having a third address and being capable of accepting and storing data from only said third computer, said first and second storage locations having first and second addresses not being capable of accepting and storing data from said first computer, each storage location in said third memory means having an address that uniquely identifies each storage location in said third memory means and identifies which of said first, second, and third computers is capable of storing data within said storage locations, said third memory means including encoding means for encoding data in the storage locations into serial data packets and including means for transmitting said serial data packets from said third memory means to said first memory means, and including decoding means for receiving serial data packets from said second memory means and for decoding serial data packets received from said second memory means into parallel data words and for transferring said parallel data words into predetermined locations of said first, second, and third locations; data transfer means for transferring serial data packets between said first memory means and said second memory means, between said second memory means and said third memory means; and means for transferring serial data packets between said third memory means and said first memory means.
Claim 3
Dependent Claim 19 words
The computer data transfer network of claim 1, wherein said data transfer means further includes a serial data bus.
Claim 4
Dependent Claim 51 words
The computer data transfer network of claim 2 where said data transfer means is comprised of: shift register means for shifting binary digits into adjacent digit positions, said shift register means having at least output digit terminal for transferring binary signals; a serial data bus coupled to said shift register means.
Claim 5
Dependent Claim 21 words
The computer data transfer network of claim 3 where said data transfer means includes a fiber optic serial data transmission path.
Claim 6
Dependent Claim 40 words
The computer data transfer network of claim 1 further comprising control means, coupled to said first and second memory means, for simultaneously transferring serial data packets via said data transfer means, between said first memory means and said second memory.
Claim 7
Dependent Claim 45 words
The computer data transfer network of claim 1 where said encoding means is comprised of at least one data latch means for receiving data from said plurality of individually addressable storage locations, for formatting a serial bit stream for transmission from said transmit port means.
Claim 8
Dependent Claim 56 words
The computer data transfer network of claim 1 where said decoding means is comprised of at least one shift register means for receiving serial data from said read port means and at least one data latch means for receiving data from said shift register means and sending data to said plurality of individually addressable storage locations.

References Cited (Backward Citations)

US4398264A Cited
US4862419A Cited
US4745598A Cited
US4717914A Cited
US4751648A Cited
US4750114A Cited
US4835674A Cited
US4754452A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-10-07 1995-04-08 1995-10-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-10-07 1999-04-08 1999-10-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-10-07 2003-04-08 2003-10-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag