← Back to Patent Explorer
US5055835A Expired / Lapsed US ⏱️ 0.0 years remaining

Track to train communication systems

Assignee: Ricardo AEA Ltd
•
Filing: 1988-07-27
•
Granted: 1991-10-08
•
Expires: 2008-07-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transponder circuit comprises a loop (4) for inductively coupling with an interrogator (2) to transmit a binary coded message to the interrogator (2); the loop (4) forms part of a tuned circuit which is tuned to a first resonant frequency Fc and which is detunable, by an associated modulator, to a second lower frequency Fc/2 whereby a binary code can be created utilizing the two frequencies; and advantageously, a binary "1" and a binary "0" each comprise two cycles of Fc and one cycle of Fc/2 with a binary "0" having the reverse sequence of the frequencies to a binary "1".

Inventors

  • 👤 Malcolm S. Sutton

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 22:10
CPC Classifications
G; G06; G06K; G06K7/00; G06K7/10; G06K7/10009; G06K7/10316; G06K7/10336; B; B61; B61L; B61L3/00; B61L3/02; B61L3/08; B61L3/12; B61L3/121; B61L3/126

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 296 words
A transponder circuit, for transmitting a coded message to an interrogator, comprising: a) an aerial for inductively coupling with the interrogator, the transponder circuit being energised through the inductive coupling and the transponder transmitting its coded message to said interrogator through the inductive coupling, b) a first capacitor connected in a circuit with said aerial whereby a tuned circuit is provided tuned to a first frequency, and c) a phase coherent frequency modulator comprising: (i) a second capacitor connectable into said tuned circuit whereby to retune said tuned circuit to a second lower frequency, the relative values of said first and second capacitors being such that said first frequency is an integer multiple of said second frequency, (ii) switching means arranged to connect the second capacitor periodically into and out of the tuned circuit, (iii) a data memory whose stored data is output in a predetermined timed sequence, when said transponder circuit is energised, to provide a sequence, of control signals to said switching means whereby to switch said second capacitor into and out of said tuned circuit according to a predetermined sequence whereby a coded message is output from said transponder circuit, each bit of which is made of a predetermined combination of cycles of said first and second frequencies, and (iv) a clock energised through said inductive coupling and whose clock pulses control the timing of the control signals output from said memory, whereby the switching between said first and second frequencies occurs with phase coherence and whereby the switching of the second capacitor into and out of said tuned circuit occurs at voltage maximum whereby energy is stored in said second capacitor when it is disconnected from the tuned circuit and is released when said second capacitor is reconnected to the tuned circuit.
Claim 2
Dependent Claim 296 words
A transponder circuit, for transmitting a coded message to an interrogator, comprising: a) an aerial for inductively coupling with the interrogator, the transponder circuit being energised through the inductive coupling and the transponder transmitting its coded message to said interrogator through the inductive coupling, b) a first capacitor connected in a circuit with said aerial whereby a tuned circuit is provided tuned to a first frequency, and c) a phase coherent frequency modulator comprising: (i) a second capacitor connectable into said tuned circuit whereby to retune said tuned circuit to a second lower frequency, the relative values of said first and second capacitors being such that said first frequency is an integer multiple of said second frequency, (ii) switching means arranged to connect the second capacitor periodically into and out of the tuned circuit, (iii) a data memory whose stored data is output in a predetermined timed sequence, when said transponder circuit is energised, to provide a sequence, of control signals to said switching means whereby to switch said second capacitor into and out of said tuned circuit according to a predetermined sequence whereby a coded message is output from said transponder circuit, each bit of which is made of a predetermined combination of cycles of said first and second frequencies, and (iv) a clock energised through said inductive coupling and whose clock pulses control the timing of the control signals output from said memory, whereby the switching between said first and second frequencies occurs with phase coherence and whereby the switching of the second capacitor into and out of said tuned circuit occurs at voltage maximum whereby energy is stored in said second capacitor when it is disconnected from the tuned circuit and is released when said second capacitor is reconnected to the tuned circuit.
Claim 3
Dependent Claim 15 words
A transponder circuit according to claim 1, wherein the modulator is a binary fsk modulator.
Claim 4
Dependent Claim 114 words
A transponder circuit according to claim 2, wherein the modulator has a constant (50%) mark; space ratio, the relative values of said first and second capacitors are such that said first frequency is twice said frequency whereby the coded message is in binary form each bit of which comprises two cycles of said first frequency and one cycle of said second frequency, and the memory is arranged too control said switching means so that one bit of the binary code comprises one cycle of said second frequency followed by two cycles of said first frequency, and the other bit comprises two cycles of said first frequency followed by one cycle of said second frequency.

References Cited (Backward Citations)

DE1530405A1 Cited
GB1483692A Cited
US4040053A Cited
US3964024A Cited
US4364043A Cited
US4517563A Cited
US4752776A Cited
US4724427A Cited
US4864292A Cited
US4893118A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-10-07 1995-04-08 1995-10-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-10-07 1999-04-08 1999-10-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-10-07 2003-04-08 2003-10-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag