US5051682A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for detecting load on generator
Assignee: Bosch Corp
•
Filing: 1989-10-30
•
Granted: 1991-09-24
•
Expires: 2009-10-30
Abstract
Abstract A peak hold circuit and a sample-and-hold circuit are provided for accurately and immediately detecting variations in a load connected to a generator. The peak hold circuit holds a peak voltage of a waveform voltage signal having an amplitude corresponding to the magnitude of the load. The peak hold circuit is responsive to a reset signal from a reset circuit to be reset during a time interval between a point after the peak of the waveform voltage signal and a point before a subsequent peak of the waveform voltage signal, so that the peak hold circuit is reset, thereby renewing the peak voltage held in the peak hold circuit. When the sample-and-hold circuit receives a sampling instruction signal from a sampling instruction circuit during a time interval between a point after the peak of said waveform voltage signal and a point before said reset signal is outputted, the sample-and-hold circuit operates in a sampling mode to sample the peak voltages outputted from the peak hold circuit. The sample-and-hold circuit is switched into a hold mode before the peak hold circuit is reset, so as to hold the sampled peak voltage.
Inventors
- 👤 Akira Sekiguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:12
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/30; H; H02; H02P; H02P9/00; H02P9/04
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
201 words
A system for detecting a load on a generator, comprising: (a) means for generating a waveform voltage signal from an alternating current passing through the load connected to the generator, said waveform voltage signal corresponding to the magnitude of the load; (b) peak hold means for detecting a peak voltage of said waveform voltage signal and for holding said peak voltage; (c) reset means for outputting a reset signal to said peak hold means to reset the same during a time period between a point after the peak of said waveform voltage signal and a point before a subsequent peak of said waveform voltage signal; (d) sampling instruction means for outputting a sampling instruction signal during a time period between the point after the peak of said waveform voltage signal and a point before said peak hold means is reset by said reset signal; and (e) sample-and-hold means responsive to said sampling instruction signal so as to operate in a sampling mode to sample the peak voltage outputted from said peak hold means, said sample-and-hold means being kept in a hold mode to hold the sampled peak voltage when said sampling instruction signal ceases to be fed to said sample-and-hold means.
Claim 2
Independent Claim
201 words
A system for detecting a load on a generator, comprising: (a) means for generating a waveform voltage signal from an alternating current passing through the load connected to the generator, said waveform voltage signal corresponding to the magnitude of the load; (b) peak hold means for detecting a peak voltage of said waveform voltage signal and for holding said peak voltage; (c) reset means for outputting a reset signal to said peak hold means to reset the same during a time period between a point after the peak of said waveform voltage signal and a point before a subsequent peak of said waveform voltage signal; (d) sampling instruction means for outputting a sampling instruction signal during a time period between the point after the peak of said waveform voltage signal and a point before said peak hold means is reset by said reset signal; and (e) sample-and-hold means responsive to said sampling instruction signal so as to operate in a sampling mode to sample the peak voltage outputted from said peak hold means, said sample-and-hold means being kept in a hold mode to hold the sampled peak voltage when said sampling instruction signal ceases to be fed to said sample-and-hold means.
Claim 3
Dependent Claim
54 words
A system according to claim 1, in which said sampling instruction means comprises a waveform shaping circuit for converting said waveform voltage signal into a rectangular wave in the form of a binary logic signal, those portions of one of the two levels of said rectangular wave being used as said sampling instruction signal.
Claim 4
Dependent Claim
151 words
A system according to claim 2, in which said waveform voltage signal generating means outputs said waveform voltage signal in the form of an alternating voltage signal, said rectangular wave being changed in logic level substantially at points where said alternating voltage signal crosses its zero axis whereby said sampling instruction signal is outputted during a half of the cycle of said alternating voltage signal between a point delayed 1/4 of said cycle from the time of the peak voltage of said alternating voltage signal and a point delayed from 3/4 of said cycle from the time of the peak voltage of said alternating voltage signal, thereby rendering said sample-and-hold means to operate in the sampling mode, said sampling instruction means ceasing to output said sampling instruction signal during the other half of the cycle of said alternating voltage signal, thereby rendering said sample-and-hold means to operate in the hold mode.
Claim 5
Dependent Claim
56 words
A system according to claim 2, in which said reset means includes a differentiating circuit for differentiating said rectangular wave outputted from said waveform shaping circuit, the output of said differentiating circuit being used as said reset signal, so that said reset signal is outputted immediately after the outputting of said sampling instruction signal is stopped.
Claim 6
Dependent Claim
63 words
A system according to claim 1, further comprising detection means for detecting the stop of the outputting of said waveform voltage signal from said waveform voltage signal generating means to output a detection signal, said detection signal being fed as said reset signal to said peak hold means, said detection signal also being fed as said sampling instruction signal to said sample-and-hold means.
Claim 7
Dependent Claim
103 words
A system according to claim 5, in which said sampling instruction means includes a waveform shaping circuit for converting said waveform voltage signal into a rectangular wave in the form of a binary logic signal, those portions of one of the two levels of said rectangular wave being used as said sampling instruction signal, said detection means including an integrating circuit for integrating said rectangular wave, and a comparator circuit for comparing the output of said integrating circuit with a predetermined reference level and for continuously outputting said detection signal when the output of said integrating circuit is below said predetermined reference level.
Claim 8
Dependent Claim
60 words
A system according to claim 1, in which said sampling instruction means includes a rotation detecting means for outputting a pulse signal in accordance with the rotation of the generator, said pulse signal being outputted at a point other than the time of the peak of said waveform voltage signal so as to be used as said sampling instruction signal.
Claim 9
Dependent Claim
59 words
A system according to claim 7, further comprising a microcomputer, said microcomputer being responsive to said pulse signal to store in an associated memory the peak voltage from said peak hold means and subsequently to output said reset signal to said peak hold means, whereby said microcomputer substantially performs the functions of said sample-and-hold means and said reset means.
Claim 10
Dependent Claim
55 words
A system according to claim 1, in which said waveform voltage signal generating means includes a transformer, a primary winding of said transformer being connected in series with the load, an alternating voltage signal being produced at a secondary winding of said transformer, and said alternating voltage signal being used as said waveform voltage signal.
References Cited (Backward Citations)
US4073009A
Cited
US4121119A
Cited
JPS587072A
Cited
JPS61135396A
Cited
US4749944A
Cited
US4866301A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-23 | 1995-03-25 | 1995-09-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-23 | 1999-03-25 | 1999-09-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-23 | 2003-03-25 | 2003-09-24 | $7700.00 | Window Closed / Lapsed |