US5051374A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a semiconductor device with identification pattern
Assignee: Sharp Corp
•
Filing: 1990-03-27
•
Granted: 1991-09-24
•
Expires: 2010-03-27
Abstract
Abstract A semiconductor device with an identification pattern is manufactured by forming a field oxide layer on its substrate, implanting impurity ions on this layer through a patterned mask and exposing the layer to an etching liquid after the mask is removed. A pattern is formed on the device due to a difference in the rate of etching between ion-implanted and masked parts.
Inventors
- 👤 Takayoshi Kagawa
- 👤 Suehiro Ishikura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 08:59
CPC Classifications
H; H10; H10W; H10W46/00; H10B; H10B20/00; H10P; H10P14/00; H10P14/60; H10W46/601; Y; Y10; Y10S; Y10S148/00; Y10S148/102
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
159 words
A method of producing a read-only memory into which data are written by ion implantion, said method comprising the steps of identifying element areas and non-element areas on a main surface of a semiconductor substrate, forming a field oxide layer on said non-element areas, identifying on said field oxide layer a chip identification area and wiring areas, forming a mask over said field oxide layer, said mask having an identification pattern over said chip identification area, said identification pattern being indicative of the type of said read-only memory, thereafter implanting impurity ions simultaneously on said main surface of said substrate and through said mask on said field oxide layer inclusive of said chip identification area, thereafter removing said mask from said field oxide layer, and thereafter subjecting said ion-implanted surfaces simultaneously to an etching treatment to thereby form protrusions and indentations on said chip identification area of said field oxide layer according to said identification pattern on said mask.
Claim 2
Independent Claim
159 words
A method of producing a read-only memory into which data are written by ion implantion, said method comprising the steps of identifying element areas and non-element areas on a main surface of a semiconductor substrate, forming a field oxide layer on said non-element areas, identifying on said field oxide layer a chip identification area and wiring areas, forming a mask over said field oxide layer, said mask having an identification pattern over said chip identification area, said identification pattern being indicative of the type of said read-only memory, thereafter implanting impurity ions simultaneously on said main surface of said substrate and through said mask on said field oxide layer inclusive of said chip identification area, thereafter removing said mask from said field oxide layer, and thereafter subjecting said ion-implanted surfaces simultaneously to an etching treatment to thereby form protrusions and indentations on said chip identification area of said field oxide layer according to said identification pattern on said mask.
Claim 3
Dependent Claim
24 words
The method of claim 1 further comprising the step of forming a polysilicon layer over said indentations and protrusions on said chip identification area.
Claim 4
Dependent Claim
31 words
The method of claim 2 further comprising the step of forming a passivation layer over said main surface of said substrate and said oxide layer after said polysilicon layer is formed.
Claim 5
Dependent Claim
24 words
The method of claim 2 further comprising the step of removing said passivation layer from said chip identification area by a contact etching process.
Claim 6
Dependent Claim
10 words
The method of claim 1 wherein said substrate comprises silicon.
Claim 7
Dependent Claim
19 words
The method of claim 1 wherein said field oxide layer comprises SiO 2 and is formed by thermal oxidation.
References Cited (Backward Citations)
DE2228298A1
Cited
DE2642770A1
Cited
US4125418A
Cited
US4362766A
Cited
US4233091A
Cited
US4305760A
Cited
US4450041A
Cited
US4522656A
Cited
JPS6016415A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-23 | 1995-03-25 | 1995-09-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-23 | 1999-03-25 | 1999-09-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-23 | 2003-03-25 | 2003-09-24 | $7700.00 | Window Closed / Lapsed |