US5049522A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductive arrangement having dissimilar, laterally spaced layer structures, and process for fabricating the same
Assignee: The AT&T MVPD Group LLC
•
Filing: 1990-02-09
•
Granted: 1991-09-17
•
Expires: 2010-02-09
Abstract
Abstract A depression is formed by mesa etching or the like in the surface of an insulative substrate. A first semiconductive layer structure such as a PNP layer structure is formed on the surface including the depression. An electrically insulative isolation layer is formed on the first layer structure, and then a second layer structure such as an NPN layer structure is formed on the isolation layer. The area over the depression is then masked, and the second layer structure and isolation layer are etched away from the first layer structure over areas of the surface external of the depression. Where the thicknesses of the first and second layer structures are equal, and the depth of the depression is equal to the combined thicknesses of the first layer structure and the isolation layer, the second layer structure laterally external of the depression will be coplanar with the first layer structure over the depression. Dissimilar microelectronic devices such as complementary heterojunction bipolar transistors may be formed in the exposed surfaces of the first and second layer structures respectively by common and simultaneous processing.
Inventors
- 👤 William E. Stanchina
- 👤 Lawrence E. Larson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 20:01
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/02; H10D84/05; H10D84/0112; H10D84/0119; H10W; H10W10/00; H10W10/01; H10D84/60; H10D84/67; H10D84/673; H10D86/00; H10D86/01; H10D86/03; Y; Y10; Y10S; Y10S148/00; Y10S148/152
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
99 words
A process for fabricating a semiconductive arrangement, comprising the steps of: (a) providing a substrate; (b) forming a depression in a surface of the substrate; (c) forming a first semiconductive layer structure on the surface including the depression; (d) forming an electrically insulative isolation layer on the first layer structure; (e) forming a second semiconductive layer structure on the isolation layer; and (f) removing the second layer structure and isolation layer from the first layer structure over areas of the surface laterally external of the depression, such that the first layer structure remains on the substrate in said areas.
Claim 2
Dependent Claim
99 words
A process for fabricating a semiconductive arrangement, comprising the steps of: (a) providing a substrate; (b) forming a depression in a surface of the substrate; (c) forming a first semiconductive layer structure on the surface including the depression; (d) forming an electrically insulative isolation layer on the first layer structure; (e) forming a second semiconductive layer structure on the isolation layer; and (f) removing the second layer structure and isolation layer from the first layer structure over areas of the surface laterally external of the depression, such that the first layer structure remains on the substrate in said areas.
Claim 3
Dependent Claim
19 words
A process as in claim 1, in which step (b) comprises forming the depression with a substantially uniform depth.
Claim 4
Dependent Claim
34 words
A process as in claim 1, in which step (b) comprises forming the depression to a depth which is substantially equal to the combined thicknesses of the first layer structure and the isolation layer.
Claim 5
Dependent Claim
16 words
A process as in claim 1, in which step (b) comprises forming the depression by etching.
Claim 6
Dependent Claim
58 words
A process as in claim 1, in which step (b) comprises the substeps of: (g) forming a resist layer on the surface with an hole therethrough over the area of the surface in which the depression is to be formed; and (h) etching the substrate through the hole using a substance that does not etch the resist layer.
Claim 7
Dependent Claim
53 words
A process as in claim in which step (f) comprises the substeps of: (g) forming a resist layer on the second layer structure over the depression; and (h) etching away the second layer structure and isolation layer laterally external of the resist layer using a substance that does not etch the resist layer.
Claim 8
Dependent Claim
30 words
A process as in claim 1, further comprising the step of: (g) forming first and second dissimilar microelectronic devices in exposed areas of the first and second layer structures respectively.
Claim 9
Dependent Claim
23 words
A process as in claim 7, in which step (g) comprises forming the first and second microelectronic devices by common and simultaneous processing.
Claim 10
Dependent Claim
28 words
A process as in claim 1, in which steps (c) and (e) comprise forming the first and second layer structures of first and second dissimilar semiconductive materials respectively.
Claim 11
Dependent Claim
23 words
A process as in claim 1, in which steps (c) and (e) comprise forming the first and second layer structures by epitaxial deposition.
Claim 12
Dependent Claim
64 words
A process as in claim 1, in which: step (c) comprises forming the first layer structure of first and second differently doped semiconductive layers which define a first junction therebetween; and step (e) comprises forming the second layer structure of third and fourth differently doped semiconductive layers which define a second junction therebetween, and are dissimilar to the first and second semiconductive layers respectively.
Claim 13
Dependent Claim
47 words
A process as in claim 1, in which: step (c) comprises forming the first layer structure as one of a PNP and an NPN semiconductive layer structure; and step (e) comprises forming the second layer structure as the other of a PNP and NPN semiconductive layer structure.
Claim 14
Dependent Claim
92 words
A process as in claim 1, in which: step (b) comprises forming the depression to a depth which is substantially equal to the combined thicknesses of the first layer structure and the isolation layer; steps (c) and (e) comprise forming the first and second layer structures with equal thicknesses respectively; and step (f) comprises controlling removal of the second layer structure and isolation layer such that the first layer structure over said areas of the surface laterally external of the depression is substantially coplanar with the second layer structure over the depression.
Claim 15
Dependent Claim
19 words
A process as in claim 1, in which step (a) comprises providing the substrate of an electrically insulative material.
References Cited (Backward Citations)
JPS5795633A
Cited
US4532694A
Cited
JPS6066459A
Cited
JPS60230333A
Cited
JPS6218785A
Cited
US4923820A
Cited
US4741802A
Cited
JPS63172457A
Cited
US4845044A
Cited
US4908328A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-16 | 1995-03-18 | 1995-09-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-16 | 1999-03-18 | 1999-09-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-16 | 2003-03-18 | 2003-09-17 | $7700.00 | Window Closed / Lapsed |